5秒后页面跳转
捷配首页

Datasheet > MC100LVEL16MNR4G
MC100LVEL16MNR4G PDF预览

MC100LVEL16MNR4G

更新时间： 2024-11-24 05:30:07
品牌 Logo 应用领域
安森美 - ONSEMI /
页数 文件大小 规格书
9页 142K
描述
3.3V ECL Differential Receiver

阅读下载

中文翻译

获取价格

MC100LVEL16MNR4G 技术参数

是否无铅： 不含铅生命周期：Active
零件包装代码：DFN包装说明：VSON, SOLCC8,.08,20
针数：8Reach Compliance Code：compliant
ECCN代码：EAR99HTS代码：8542.39.00.01
Factory Lead Time：1 week风险等级：5.53
其他特性：CAN ALSO OPERATE WITH -3V TO -3.8V SUPPLY IN NECL MODE差分输出：YES
输入特性：DIFFERENTIAL接口集成电路类型：LINE RECEIVER
接口标准：GENERAL PURPOSEJESD-30 代码：R-PDSO-N8
长度：2 mm湿度敏感等级：1
标称负供电电压：-3.3 V功能数量：1
端子数量：8最高工作温度：85 °C
最低工作温度：-40 °C封装主体材料：PLASTIC/EPOXY
封装代码：VSON封装等效代码：SOLCC8,.08,20
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, VERY THIN PROFILE
峰值回流温度（摄氏度）：260电源：+-3.3 V
认证状态：Not Qualified最大接收延迟：0.375 ns
接收器位数：1座面最大高度：1 mm
子类别：Line Driver or Receivers最大压摆率：24 mA
最大供电电压：3.8 V最小供电电压：3 V
标称供电电压：3.3 V表面贴装：YES
技术：ECL温度等级：INDUSTRIAL
端子面层：Nickel/Gold/Palladium (Ni/Au/Pd)端子形式：NO LEAD
端子节距：0.5 mm端子位置：DUAL
处于峰值回流温度下的最长时间：40宽度：2 mm
Base Number Matches：1

MC100LVEL16MNR4G 数据手册

 浏览型号MC100LVEL16MNR4G的Datasheet PDF文件第2页浏览型号MC100LVEL16MNR4G的Datasheet PDF文件第3页浏览型号MC100LVEL16MNR4G的Datasheet PDF文件第4页浏览型号MC100LVEL16MNR4G的Datasheet PDF文件第5页浏览型号MC100LVEL16MNR4G的Datasheet PDF文件第6页浏览型号MC100LVEL16MNR4G的Datasheet PDF文件第7页 
MC100LVEL16  
3.3VꢀECL Differential  
Receiver  
Description  
The MC100LVEL16 is a differential receiver. The device is  
functionally equivalent to the EL16 device, operating from a 3.3 V  
http://onsemi.com  
MARKING  
supply. The LVEL16 exhibits a wider V  
range than its EL16  
IHCMR  
counterpart. With output transition times and propagation delays  
comparable to the EL16 the LVEL16 is ideally suited for interfacing  
with high frequency sources at 3.3 V supplies.  
DIAGRAMS*  
8
Under open input conditions, the Q input will be pulled down to V  
8
EE  
1
and the Q input will be biased to V /2. This condition will force the  
KVL16  
ALYW  
G
CC  
Q output low.  
SOIC−8  
D SUFFIX  
CASE 751  
The V pin, an internally generated voltage supply, is available to  
BB  
1
8
this device only. For single-ended input conditions, the unused  
differential input is connected to V as a switching reference voltage.  
BB  
V
BB  
may also rebias AC coupled inputs. When used, decouple V  
BB  
8
and V via a 0.01 mF capacitor and limit current sourcing or sinking  
CC  
1
KV16  
to 0.5 mA. When not used, V should be left open.  
BB  
ALYWG  
TSSOP−8  
DT SUFFIX  
CASE 948R  
G
Features  
• 300 ps Propagation Delay  
1
• High Bandwidth Output Transitions  
• The 100 Series Contains Temperature Compensation  
• PECL Mode Operating Range: V = 3.0 V to 3.8 V  
CC  
with V = 0 V  
EE  
1
4
• NECL Mode Operating Range: V = 0 V  
CC  
DFN8  
MN SUFFIX  
CASE 506AA  
with V = −3.0 V to −3.8 V  
EE  
• Internal Input Pulldown Resistors on D, Pullup and Pulldown  
Resistors on D  
A
L
Y
= Assembly Location  
= Wafer Lot  
= Year  
• Q Output will Default LOW with Inputs Open or at V  
• Pb−Free Packages are Available  
EE  
W = Work Week  
M = Date Code  
G
= Pb−Free Package  
(Note: Microdot may be in either location)  
*For additional marking information, refer to  
Application Note AND8002/D.  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 6 of this data sheet.  
© Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
December, 2006 − Rev. 5  
MC100LVEL16/D  
1234567...9

中文翻译

下载PDF

与MC100LVEL16MNR4G相关器件

型号 品牌 获取价格 描述 数据表
MC100LVEL17 ONSEMI

获取价格

 		Low-Voltage Quad Differential Receiver
MC100LVEL17_06 ONSEMI

获取价格

 		3.3V ECL Quad Differential Receiver
MC100LVEL17DW ONSEMI

获取价格

 		3.3V ECL Quad Differential Receiver
MC100LVEL17DW MOTOROLA

获取价格

 		Low-Voltage Quad Differential Receiver
MC100LVEL17DWG ONSEMI

获取价格

 		3.3V ECL Quad Differential Receiver
MC100LVEL17DWR2 ONSEMI

获取价格

 		3.3V ECL Quad Differential Receiver
MC100LVEL17DWR2G ONSEMI

获取价格

 		3.3V ECL Quad Differential Receiver
MC100LVEL29 ONSEMI

获取价格

 		Dual Differential Data and Clock D Flip-Flop With Set and Reset
MC100LVEL29_06 ONSEMI

获取价格

 		3.3V ECL Dual Differential Data and Clock D Flip−Flop With Set and Reset
MC100LVEL29DW ONSEMI

获取价格

 		3.3V ECL Dual Differential Data and Clock D Flip−Flop With Set and Reset

与MC100LVEL16MNR4G相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证