5秒后页面跳转
MC100LVEL17DWG PDF预览

MC100LVEL17DWG

更新时间: 2024-10-01 04:16:55
品牌 Logo 应用领域
安森美 - ONSEMI 接口集成电路光电二极管
页数 文件大小 规格书
6页 122K
描述
3.3V ECL Quad Differential Receiver

MC100LVEL17DWG 数据手册

 浏览型号MC100LVEL17DWG的Datasheet PDF文件第2页浏览型号MC100LVEL17DWG的Datasheet PDF文件第3页浏览型号MC100LVEL17DWG的Datasheet PDF文件第4页浏览型号MC100LVEL17DWG的Datasheet PDF文件第5页浏览型号MC100LVEL17DWG的Datasheet PDF文件第6页 
MC100LVEL17  
3.3VꢀECL Quad Differential  
Receiver  
Description  
The MC100LVEL17 is a 3.3 V ECL, quad differential receiver. The  
device is functionally equivalent to the E116 device with the capability  
of operation from either a 3.3 V or +3.3 V supply voltage.  
http://onsemi.com  
Under open input conditions, the D input will be biased at V /2  
CC  
and the D input will be pulled down to V . This operation will force  
EE  
the Q output LOW and ensure stability.  
The V pin, an internally generated voltage supply, is available to  
BB  
this device only. For single-ended input conditions, the unused  
differential input is connected to V as a switching reference voltage.  
BB  
SO20 WB  
DW SUFFIX  
CASE 751D  
V
BB  
may also rebias AC coupled inputs. When used, decouple V  
BB  
and V via a 0.01 mF capacitor and limit current sourcing or sinking  
CC  
to 0.5 mA. When not used, V should be left open.  
BB  
Features  
325 ps Propagation Delay  
MARKING DIAGRAM*  
High Bandwidth Output Transitions  
The 100 Series Contains Temperature Compensation  
20  
PECL Mode Operating Range: V = 3.0 V to 3.8 V  
CC  
100LVEL17  
AWLYYWWG  
with V = 0 V  
EE  
NECL Mode Operating Range: V = 0 V  
CC  
with V = 3.0 V to 3.8 V  
EE  
1
Internal Input Pulldown Resistors D Inputs;  
Pullup and Pulldown on D Inputs  
Q Output will Default LOW with Inputs Open or at V  
A
= Assembly Location  
= Wafer Lot  
= Year  
= Work Week  
= PbFree Package  
EE  
WL  
YY  
WW  
G
PbFree Packages are Available*  
*For additional marking information, refer to  
Application Note AND8002/D.  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 5 of this data sheet.  
*For additional information on our PbFree strategy and soldering details, please  
download the ON Semiconductor Soldering and Mounting Techniques  
Reference Manual, SOLDERRM/D.  
© Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
November, 2006 Rev. 7  
MC100LVEL17/D  

MC100LVEL17DWG 替代型号

型号 品牌 替代类型 描述 数据表
MC100LVEL17DWR2G ONSEMI

完全替代

3.3V ECL Quad Differential Receiver
MC100EL17DWR2G ONSEMI

类似代替

5V ECL Quad Differential Receiver
MC100EL17DWG ONSEMI

类似代替

5V ECL Quad Differential Receiver

与MC100LVEL17DWG相关器件

型号 品牌 获取价格 描述 数据表
MC100LVEL17DWR2 ONSEMI

获取价格

3.3V ECL Quad Differential Receiver
MC100LVEL17DWR2G ONSEMI

获取价格

3.3V ECL Quad Differential Receiver
MC100LVEL29 ONSEMI

获取价格

Dual Differential Data and Clock D Flip-Flop With Set and Reset
MC100LVEL29_06 ONSEMI

获取价格

3.3V ECL Dual Differential Data and Clock D Flip−Flop With Set and Reset
MC100LVEL29DW ONSEMI

获取价格

3.3V ECL Dual Differential Data and Clock D Flip−Flop With Set and Reset
MC100LVEL29DW MOTOROLA

获取价格

Dual Differential Data and Clock D Flip-Flop With Set and Reset
MC100LVEL29DWG ONSEMI

获取价格

3.3V ECL Dual Differential Data and Clock D Flip−Flop With Set and Reset
MC100LVEL29DWR2 ONSEMI

获取价格

3.3V ECL Dual Differential Data and Clock D Flip−Flop With Set and Reset
MC100LVEL29DWR2G ONSEMI

获取价格

3.3V ECL Dual Differential Data and Clock D Flip−Flop With Set and Reset
MC100LVEL30 ONSEMI

获取价格

Triple D Flip-Flop With Set and Reset