5秒后页面跳转
MC100LVEL31DT PDF预览

MC100LVEL31DT

更新时间: 2024-10-01 05:30:07
品牌 Logo 应用领域
安森美 - ONSEMI 触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
8页 137K
描述
3.3V ECL D Flip-Flop with Set and Reset

MC100LVEL31DT 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:PLASTIC, TSSOP-8
针数:8Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:8.19
其他特性:NECL MODE: VCC = 0V WITH VEE = -3V TO -3.8V系列:100LVEL
JESD-30 代码:S-PDSO-G8JESD-609代码:e0
长度:3 mm逻辑集成电路类型:D FLIP-FLOP
最大频率@ Nom-Sup:2900000000 Hz湿度敏感等级:1
位数:1功能数量:1
端子数量:8最高工作温度:85 °C
最低工作温度:-40 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP8,.19封装形状:SQUARE
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:RAIL
峰值回流温度(摄氏度):240电源:-4.5 V
最大电源电流(ICC):38 mA传播延迟(tpd):0.59 ns
认证状态:Not Qualified座面最大高度:1.1 mm
子类别:FF/Latches最大供电电压 (Vsup):3.8 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:ECL
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
触发器类型:POSITIVE EDGE宽度:3 mm
最小 fmax:2900 MHzBase Number Matches:1

MC100LVEL31DT 数据手册

 浏览型号MC100LVEL31DT的Datasheet PDF文件第2页浏览型号MC100LVEL31DT的Datasheet PDF文件第3页浏览型号MC100LVEL31DT的Datasheet PDF文件第4页浏览型号MC100LVEL31DT的Datasheet PDF文件第5页浏览型号MC100LVEL31DT的Datasheet PDF文件第6页浏览型号MC100LVEL31DT的Datasheet PDF文件第7页 
MC100LVEL31  
3.3VꢀECL D Flip-Flop  
with Set and Reset  
Description  
The MC100LVEL31 is a D flip-flop with set and reset. The device is  
functionally equivalent to the EL31 device but operates from a 3.3 V  
supply. With propagation delays and output transition times essentially  
equivalent to the EL31, the LVEL31 is ideally suited for those  
applications which require the ultimate in AC performance at low power  
supply voltages.  
Both set and reset inputs are asynchronous, level triggered signals.  
Data enters the master portion of the flip-flop when clock is LOW and is  
transferred to the slave, and thus the outputs, upon a positive transition of  
the clock.  
http://onsemi.com  
MARKING  
DIAGRAMS*  
8
8
1
KVL31  
ALYW  
G
SOIC8  
D SUFFIX  
CASE 751  
1
8
Features  
475 ps Typical Propagation Delay  
2.9 GHz Toggle Frequency  
ESD Protection: >4 kV Human Body Model,  
>200 V Machine Model  
8
1
KV31  
ALYWG  
TSSOP8  
DT SUFFIX  
CASE 948R  
G
1
The 100 Series Contains Temperature Compensation  
PECL Mode Operating Range: V = 3.0 V to 3.8 V  
CC  
with V = 0 V  
EE  
NECL Mode Operating Range: V = 0 V  
CC  
with V = 3.0 V to 3.8 V  
EE  
Internal Input Pulldown Resistors  
1
4
Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test  
Moisture Sensitivity Level 1  
For Additional Information, see Application Note AND8003/D  
Flammability Rating: UL 94 V0 @ 0.125 in,  
Oxygen Index: 28 to 34  
DFN8  
MN SUFFIX  
CASE 506AA  
A
L
= Assembly Location  
= Wafer Lot  
Y
= Year  
Transistor Count = 121 devices  
PbFree Packages are Available  
W = Work Week  
M = Date Code  
G
= PbFree Package  
(Note: Microdot may be in either location)  
*For additional marking information, refer to  
Application Note AND8002/D.  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 5 of this data sheet.  
© Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
December, 2006 Rev. 3  
MC100LVEL31/D  

MC100LVEL31DT 替代型号

型号 品牌 替代类型 描述 数据表
MC100LVEL31DTG ONSEMI

类似代替

3.3V ECL D Flip-Flop with Set and Reset

与MC100LVEL31DT相关器件

型号 品牌 获取价格 描述 数据表
MC100LVEL31DTG ONSEMI

获取价格

3.3V ECL D Flip-Flop with Set and Reset
MC100LVEL31DTR2 ONSEMI

获取价格

3.3V ECL D Flip-Flop with Set and Reset
MC100LVEL31DTR2G ONSEMI

获取价格

3.3V ECL D Flip-Flop with Set and Reset
MC100LVEL31MNR4 ONSEMI

获取价格

3.3V ECL D Flip-Flop with Set and Reset
MC100LVEL31MNR4G ONSEMI

获取价格

3.3V ECL D Flip-Flop with Set and Reset
MC100LVEL32 ONSEMI

获取价格

±2 Divider
MC100LVEL32_06 ONSEMI

获取价格

3.3V ECL ±2 Divider
MC100LVEL32D ONSEMI

获取价格

±2 Divider
MC100LVEL32D MOTOROLA

获取价格

D SUFFIX PLASTIC SOIC PACKAGE CASE 751-05
MC100LVEL32DG ONSEMI

获取价格

3.3V ECL ±2 Divider