5秒后页面跳转
MC100EPT21 PDF预览

MC100EPT21

更新时间: 2024-11-20 22:30:59
品牌 Logo 应用领域
安森美 - ONSEMI /
页数 文件大小 规格书
4页 69K
描述
Differential LVPECL to LVTTL Translator

MC100EPT21 数据手册

 浏览型号MC100EPT21的Datasheet PDF文件第2页浏览型号MC100EPT21的Datasheet PDF文件第3页浏览型号MC100EPT21的Datasheet PDF文件第4页 
The MC100EPT21 is a Differential LVPECL to LVTTL translator.  
Because LVPECL (Positive ECL) levels are used only +3.3V and  
ground are required. The small outline 8–lead SOIC package makes  
the EPT21 ideal for applications which require the translation of a  
clock or data signal.  
http://onsemi.com  
The VBB output allows the EPT21 to also be used in a single–ended  
input mode. In this mode the VBB output is tied to the D0 input for a  
non–inverting buffer or the D0 input for an inverting buffer. If used,  
the VBB pin should be bypassed to ground via a 0.01µF capacitator.  
8
1
SO–8  
D SUFFIX  
CASE 751  
1.4ns Typical Propagation Delay  
275MHz Fmax (Clock bit stream, not pseudo–random)  
Differential LVPECL inputs  
Small Outline SOIC Package  
24mA TTL outputs  
MARKING DIAGRAM  
Flow Through Pinouts  
8
1
Internal Input Resistors: Pulldown on D, Pulldown and Pullup on D  
Q Output will default LOW with inputs open or at GND  
ESD Protection: >1500V HBM, >100V MM  
A = Assembly Location  
L = Wafer Lot  
Y = Year  
KPT21  
ALYW  
W = Work Week  
V Output  
BB  
New Differential Input Common Mode Range  
*For additional information, see Application Note  
AND8002/D  
Moisture Sensitivity Level 1, Indefinite Time Out of Drypack.  
For Additional Information, See Application Note AND8003/D  
Flammability Rating: UL–94 code V–0 @ 1/8”,  
Oxygen Index 28 to 34  
PIN DESCRIPTION  
PIN  
Q
FUNCTION  
LVTTL Output  
Transistor Count = 81 devices  
D, D  
Differential LVPECL Input Pair  
V
Positive Supply  
Output Reference Voltage  
Ground  
CC  
V
BB  
GND  
NC 1  
8
7
V
CC  
LVTTL  
D
D
2
3
4
Q
6
5
NC  
GND  
ORDERING INFORMATION  
LVPECL  
Device  
Package  
Shipping  
MC100EPT21D  
SOIC  
98 Units/Rail  
VBB  
MC100EPT21DR2  
SOIC  
2500 Tape & Reel  
Figure 1. 8–Lead Pinout (Top View) and Logic Diagram  
Semiconductor Components Industries, LLC, 1999  
1
Publication Order Number:  
September, 1999 – Rev. 1.0  
MC100EPT21/D  

与MC100EPT21相关器件

型号 品牌 获取价格 描述 数据表
MC100EPT21_06 ONSEMI

获取价格

3.3V Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator
MC100EPT21D ONSEMI

获取价格

Differential LVPECL to LVTTL Translator
MC100EPT21DG ONSEMI

获取价格

3.3V Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator
MC100EPT21DR2 ONSEMI

获取价格

Differential LVPECL to LVTTL Translator
MC100EPT21DR2G ONSEMI

获取价格

3.3V Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator
MC100EPT21DT ONSEMI

获取价格

3.3V Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator
MC100EPT21DTG ONSEMI

获取价格

3.3V Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator
MC100EPT21DTR2 ONSEMI

获取价格

3.3V Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator
MC100EPT21DTR2G ONSEMI

获取价格

3.3V Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator
MC100EPT21MNR4 ONSEMI

获取价格

3.3V Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator