SEMICONDUCTOR TECHNICAL DATA
÷ ÷
The MC100LVEL38 is a low skew ÷2, ÷4/6 clock generation chip
designed explicitly for low skew clock generation applications. The
MC100EL38 is pin and functionally equivalent to the MC100LVEL38 but
is specified for operation at the standard 100K ECL voltage supply. The
internal dividers are synchronous to each other, therefore, the common
output edges are all precisely aligned. The device can be driven by either
a differential or single-ended LVECL or, if positive power supplies are
used, LVPECL input signal. In addition, by using the V
sinusoidal source can be AC coupled into the device (see Interfacing
section of the ECLinPS Data Book DL140/D). If a single-ended input is
output, a
BB
to be used, the V
output should be connected to the CLK input and
BB
bypassed to ground via a 0.01µF capacitor. The V
20
output is designed to
BB
1
act as the switching reference for the input of the LVEL38 under
single-ended input conditions, as a result, this pin can only source/sink up
to 0.5mA of current.
The common enable (EN) is synchronous so that the internal dividers
will only be enabled/disabled when the internal clock is already in the
LOW state. This avoids any chance of generating a runt clock pulse on
the internal clock when the device is enabled/disabled as can happen
with an asynchronous control. An internal runt pulse could lead to losing
synchronization between the internal divider stages. The internal enable
flip-flop is clocked on the falling edge of the input clock, therefore, all
associated specification limits are referenced to the negative edge of the
clock input.
DW SUFFIX
PLASTIC SOIC PACKAGE
CASE 751D-04
The Phase_Out output will go HIGH for one clock cycle whenever the
÷2 and the ÷4/6 outputs are both transitioning from a LOW to a HIGH.
This output allows for clock synchronization within the system.
PIN DESCRIPTION
FUNCTION
PIN
Upon startup, the internal flip-flops will attain a random state; therefore,
for systems which utilize multiple LVEL38s, the master reset (MR) input
must be asserted to ensure synchronization. For systems which only use
one LVEL38, the MR pin need not be exercised as the internal divider
design ensures synchronization between the ÷2 and the ÷4/6 outputs of a
single device.
CLK
EN
MR
Diff Clock Inputs
Sync Enable
Master Reset
Reference Output
Diff ÷2 Outputs
Diff ÷4/6 Outputs
Frequency Select Input
V
Q , Q
0
Q , Q
BB
1
3
2
DIVSEL
• 50ps Output-to-Output Skew
• Synchronous Enable/Disable
• Master Reset for Synchronization
• 75kΩ Internal Input Pulldown Resistors
• >1500V ESD Protection
Phase_Out
Phase Sync Signal
FUNCTION TABLE
CLK
EN
MR
FUNCTION
• Low Voltage V
Range of –3.0 to –3.8V
EE
Z
ZZ
X
L
H
X
L
L
H
Divide
Hold Q
0–3
Reset Q
Pinout: 20-Lead SOIC (Top View)
0–3
V
Q0
19
Q0
18
Q1
17
Q1
16
Q2
15
Q2
14
Q3
13
Q3
12
V
EE
CC
Z = Low-to-High Transition
ZZ = High-to-Low Transition
20
11
DIVSEL
Q , Q OUTPUTS
2 3
0
1
Divide by 4
Divide by 6
1
2
3
4
5
6
7
8
9
10
V
EN DIV_SEL CLK CLK
V
MR
V
CC
CC
BB
10/94
Motorola, Inc. 1996
REV 1
4–1