5秒后页面跳转
M69AR048BL70ZB8T PDF预览

M69AR048BL70ZB8T

更新时间: 2024-02-16 06:30:12
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 静态存储器内存集成电路
页数 文件大小 规格书
29页 197K
描述
2MX16 STANDARD SRAM, 70ns, PBGA48, 6 X 8 MM, 0.75 MM PITCH, TFBGA-48

M69AR048BL70ZB8T 技术参数

是否Rohs认证: 符合生命周期:Active
零件包装代码:BGA包装说明:TFBGA,
针数:48Reach Compliance Code:compliant
ECCN代码:3A991.B.2.AHTS代码:8542.32.00.41
风险等级:5.8最长访问时间:70 ns
JESD-30 代码:R-PBGA-B48长度:8 mm
内存密度:33554432 bit内存集成电路类型:STANDARD SRAM
内存宽度:16功能数量:1
端子数量:48字数:2097152 words
字数代码:2000000工作模式:ASYNCHRONOUS
最高工作温度:85 °C最低工作温度:-30 °C
组织:2MX16封装主体材料:PLASTIC/EPOXY
封装代码:TFBGA封装形状:RECTANGULAR
封装形式:GRID ARRAY, THIN PROFILE, FINE PITCH并行/串行:PARALLEL
认证状态:Not Qualified座面最大高度:1.2 mm
最大供电电压 (Vsup):1.95 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL EXTENDED
端子形式:BALL端子节距:0.75 mm
端子位置:BOTTOM宽度:6 mm
Base Number Matches:1

M69AR048BL70ZB8T 数据手册

 浏览型号M69AR048BL70ZB8T的Datasheet PDF文件第1页浏览型号M69AR048BL70ZB8T的Datasheet PDF文件第2页浏览型号M69AR048BL70ZB8T的Datasheet PDF文件第3页浏览型号M69AR048BL70ZB8T的Datasheet PDF文件第5页浏览型号M69AR048BL70ZB8T的Datasheet PDF文件第6页浏览型号M69AR048BL70ZB8T的Datasheet PDF文件第7页 
M69AR048B  
SUMMARY DESCRIPTION  
The M69AR048B is a 32 Mbit (33,554,432 bit)  
CMOS memory, organized as 2,097,152 words by  
16 bits, and is supplied by a single 1.65V to 1.95V  
supply voltage range.  
Write cycles can be performed on a single Byte by  
using Upper Byte Enable (UB) and Lower Byte En-  
able (LB).  
The device can be put into standby mode using  
Chip Enable (E1) or in Power-Down mode by us-  
ing Chip Enable (E2).  
The device features several Power-Down modes,  
making of power saving a user configurable op-  
tion:  
M69AR048B is a member of STMicroelectronics  
1T/1C (one transistor per cell) memory family.  
These devices are manufactured using dynamic  
random access memory cells, to minimize the cell  
size, and maximize the amount of memory that  
can be implemented in a given area.  
However, through the use of internal control logic,  
the device is fully static in its operation, requiring  
no external clocks or timing strobes, and has a  
standard Asynchronous SRAM Interface.  
Partial Power-Down (4 Mbits, 8 Mbits or 16  
Mbits) performs a limited refresh of the part of  
the PSRAM array that contains essential data.  
Deep Power-Down achieves a very low  
current consumption by halting all the internal  
activities. Since the refresh circuitry is halted,  
the duration of the power-down should be less  
than the maximum period for refresh.  
The internal control logic of the M69AR048B han-  
dles the periodic refresh cycle, automatically, and  
without user involvement.  
Figure 2. Logic Diagram  
Table 1. Signal Names  
A0-A20  
Address Input  
V
DQ0-DQ15  
Data Input/Output  
Chip Enable, Power-Down  
Output Enable  
CC  
E1, E2  
G
21  
16  
A0-A20  
DQ0-DQ15  
W
Write Enable  
W
E1  
E2  
G
UB  
LB  
Upper Byte Enable  
Lower Byte Enable  
Supply Voltage  
Ground  
M69AR048B  
V
CC  
V
SS  
UB  
LB  
Not Connected  
(no internal connection)  
NC  
V
SS  
AI08154  
4/29  
 
 

与M69AR048BL70ZB8T相关器件

型号 品牌 描述 获取价格 数据表
M69AR048BL80ZB8 STMICROELECTRONICS 32 Mbit (2Mb x16) 1.8V Asynchronous PSRAM

获取价格

M69AR048BL85ZB8 STMICROELECTRONICS 32 Mbit (2Mb x16) 1.8V Asynchronous PSRAM

获取价格

M69AW024B STMICROELECTRONICS 16 Mbit (1M x16) 3V Asynchronous PSRAM

获取价格

M69AW024BE STMICROELECTRONICS 16 Mbit (1M x16) 3V Asynchronous PSRAM

获取价格

M69AW024BE60ZB8F STMICROELECTRONICS 16 Mbit (1M x16) 3V Asynchronous PSRAM

获取价格

M69AW024BL60ZB8 STMICROELECTRONICS IC,PSEUDO-STATIC RAM,1MX16,CMOS,BGA,48PIN,PLASTIC

获取价格