Datasheet > M54HCT533

M54HCT533

更新时间： 2024-11-01 22:57:55

品牌	Logo	应用领域
意法半导体 - STMICROELECTRONICS		输出元件
页数	文件大小	规格书
13页	271K
描述
OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT HCT373 NON INVERTING - HCT533 INVERTING

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

M54HCT533 数据手册

M54/74HCT373

M54/74HCT533

OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT

HCT373 NON INVERTING - HCT533 INVERTING

HIGH SPEED

_PD= 17 ns (TYP.) AT V_CC= 5 V

LOW POWER DISSIPATION

I_CC= 4 µA (MAX.) AT T_A= 25 °C

COMPATIBLE WITH TTL OUTPUTS

_IH= 2V (MIN.) V_IL= 0.8 V (MAX.)

B1R

(Plastic Package)

F1R

OUTPUT DRIVE CAPABILITY

15 LSTTL LOADS

SYMMETRICAL OUTPUT IMPEDANCE

I_OL= I_OH= 6 mA (MIN.)

BALANCED PROPAGATION DELAYS

t_PLH= t_PHL

(Ceramic Package)

M1R

(Micro Package)

C1R

(Chip Carrier)

PIN AND FUNCTION COMPATIBLE

WITH 54/74LS373/533

ORDER CODES :

M54HCTXXXF1R

M74HCTXXXB1R

M74HCTXXXM1R

M74HCTXXXC1R

DESCRIPTION

The M54/74HCT373 and M54HCT533 are high

speed CMOS OCTAL LATCH WITH 3-STATE

OUTPUTS fabricated with in silicon gate C²MOS

technology.

These ICs achive the high speed operation similar

to equivalent LSTTL while maintaning the CMOS

low power dissipation.

These 8 bit D-Type latches are controlled by a latch

enable input (LE) and a output enable input (OE).

While the LE input is held at a high level, the Q

outputs will follow the data input precisely or

inversely. When the LE is taken low, the Q outputs

will be latched precisely or inversely at the logic level

of D input data. While the OE input is at low level,

the eight outputs will be in a normal logic state (high

or low logic level) and while high level the outpts will

be in a high impedance state. The application

designer has a choise of combination of inverting

and non inverting outputs. The three state output

configuration and the wide choise of outline make

bus organized system simple.

These integrated circuits have input and output

characteristics that are fully compatible with 54/74

LSTTL logic families. M54/74HCT devices are

designed to directly interface HSC²MOS systems

with TTL and NMOS components. They are also

plug in replacements for LSTTL devices giving a

reduction of power consumption. All inputs are

equipped with protection circuits against discharge

and transient excess voltage.

PIN CONNECTION (top view)

HCT373

HCT533

HCT373

HCT533

October 1993

1/13

12 3 4 5 6 7...13

中文翻译

下载PDF

与M54HCT533相关器件

型号	品牌	获取价格	描述	数据表
M54HCT533F1R	STMICROELECTRONICS	获取价格	OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT HCT373 NON INVERTING - HCT533 INVERTING
M54HCT534	STMICROELECTRONICS	获取价格	OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT HCT374 NON INVERTING - HCT534 INVERTING
M54HCT534F1R	STMICROELECTRONICS	获取价格	OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT HCT374 NON INVERTING - HCT534 INVERTING
M54HCT540	STMICROELECTRONICS	获取价格	OCTAL BUS BUFFER WITH 3 STATE OUTPUTS HCT540: INVERTED - HCT541 NON INVERTED
M54HCT540F1	STMICROELECTRONICS	获取价格	HCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CDIP20, FRIT SEALED, CERAMIC, DIP-20
M54HCT540F1R	STMICROELECTRONICS	获取价格	OCTAL BUS BUFFER WITH 3 STATE OUTPUTS HCT540: INVERTED - HCT541 NON INVERTED
M54HCT541	STMICROELECTRONICS	获取价格	OCTAL BUS BUFFER WITH 3 STATE OUTPUTS HCT540: INVERTED - HCT541 NON INVERTED
M54HCT541F1R	STMICROELECTRONICS	获取价格	OCTAL BUS BUFFER WITH 3 STATE OUTPUTS HCT540: INVERTED - HCT541 NON INVERTED
M54HCT563	STMICROELECTRONICS	获取价格	OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT HCT563 INVERTING - HCT573 NON INVERTING
M54HCT563F1	STMICROELECTRONICS	获取价格	HCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CDIP20, FRIT SEALED, CERAMIC, DIP-20

与M54HCT533相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

4
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

2
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

23
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

24

产品中心

服务支持

精选活动

关于我们

帮助中心

M54HCT533

M54HCT533 数据手册

与M54HCT533相关器件

与M54HCT533相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

M54HCT533

M54HCT533 数据手册

与M54HCT533相关器件

与M54HCT533相关文章

您还可以找

您在本页遇到什么问题？