Datasheet > IS61NVP51218A

IS61NVP51218A

更新时间： 2024-11-21 04:58:39

品牌	Logo	应用领域
美国芯成 - ISSI		静态存储器
页数	文件大小	规格书
37页	262K
描述
256K x 36 and 512K x 18 9Mb, PIPELINE (NO WAIT) STATE BUS SRAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IS61NVP51218A 数据手册

IS61NLP25636A/IS61NVP25636A

IS61NLP51218A/IS61NVP51218A

ISSI

256K x 36 and 512K x 18

9Mb, PIPELINE 'NO WAIT' STATE BUS

SRAM

JUNE 2006

FEATURES

DESCRIPTION

The 9 Meg 'NLP/NVP' product family feature high-speed,

low-power synchronous static RAMs designed to provide

a burstable, high-performance, 'no wait' state, device for

networking and communications applications. They are

organizedas256Kwordsby36bitsand512K wordsby18

bits, fabricated with ISSI's advanced CMOS technology.

• 100 percent bus utilization

• No wait cycles between Read and Write

• Internal self-timed write cycle

• Individual Byte Write Control

• Single R/W (Read/Write) control pin

Incorporating a 'no wait' state feature, wait cycles are

eliminated when the bus switches from read to write, or

write to read. This device integrates a 2-bit burst counter,

high-speed SRAM core, and high-drive capability outputs

into a single monolithic circuit.

• Clock controlled, registered address,

data and control

• Interleaved or linear burst sequence control using

MODE input

Allsynchronousinputspassthroughregistersarecontrolled

byapositive-edge-triggeredsingleclockinput.Operations

may be suspended and all synchronous inputs ignored

when Clock Enable, CKE is HIGH. In this state the internal

device will hold their previous values.

• Three chip enables for simple depth expansion

and address pipelining

• Power Down mode

• Common data inputs and data outputs

• CKE pin to enable clock and suspend operation

All Read, Write and Deselect cycles are initiated by the

ADV input. When the ADV is HIGH the internal burst

counter is incremented. New external addresses can be

loaded when ADV is LOW.

• JEDEC 100-pin TQFP, 165-ball PBGA and 119-

ball PBGA packages

Write cycles are internally self-timed and are initiated by

the rising edge of the clock inputs and when WE is LOW.

Separate byte enables allow individual bytes to be written.

• Power supply:

NVP: V^DD2.5V ( 5ꢀ), VDDQ 2.5V ( 5ꢀ)

NLP: V^DD3.3V ( 5ꢀ), VDDQ 3.3V/2.5V ( 5ꢀ)

A burst mode pin (MODE) defines the order of the burst

sequence.WhentiedHIGH,theinterleavedburstsequence

is selected. When tied LOW, the linear burst sequence is

selected.

• JTAG Boundary Scan for PBGA packages

• Industrial temperature available

• Lead-free available

FAST ACCESS TIME

Symbol

tKQ

Parameter

-250

2.6

-200

3.1

Units

Clock Access Time

Cycle Time

tKC

Frequency

250

200

MHz

Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability

arisingoutoftheapplicationoruseofanyinformation, productsorservicesdescribedherein. Customersareadvisedtoobtainthelatestversionofthisdevicespecificationbeforerelyingonany

publishedinformationandbeforeplacingordersforproducts.

Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774

Rev. B

06/27/06

12 3 4 5 6 7...37

中文翻译

下载PDF

与IS61NVP51218A相关器件

型号	品牌	获取价格	描述	数据表
IS61NVP51218A-200B2	ISSI	获取价格	256K x 36 and 512K x 18 9Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NVP51218A-200B2I	ISSI	获取价格	256K x 36 and 512K x 18 9Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NVP51218A-200B2I-TR	ISSI	获取价格	ZBT SRAM, 512KX18, 3.1ns, CMOS, PBGA119
IS61NVP51218A-200B2-TR	ISSI	获取价格	ZBT SRAM, 512KX18, 3.1ns, CMOS, PBGA119
IS61NVP51218A-200B3	ISSI	获取价格	256K x 36 and 512K x 18 9Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NVP51218A-200B3I	ISSI	获取价格	256K x 36 and 512K x 18 9Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NVP51218A-200B3I-TR	ISSI	获取价格	ZBT SRAM, 512KX18, 3.1ns, CMOS, PBGA165
IS61NVP51218A-200B3-TR	ISSI	获取价格	ZBT SRAM, 512KX18, 3.1ns, CMOS, PBGA165
IS61NVP51218A-200TQ	ISSI	获取价格	256K x 36 and 512K x 18 9Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NVP51218A-200TQI	ISSI	获取价格	256K x 36 and 512K x 18 9Mb, PIPELINE (NO WAIT) STATE BUS SRAM

与IS61NVP51218A相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

29
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

21
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

50
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

48

产品中心

服务支持

精选活动

关于我们

帮助中心

IS61NVP51218A

IS61NVP51218A 数据手册

与IS61NVP51218A相关器件

与IS61NVP51218A相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IS61NVP51218A

IS61NVP51218A 数据手册

与IS61NVP51218A相关器件

与IS61NVP51218A相关文章

您还可以找

您在本页遇到什么问题？