5秒后页面跳转
IDTCSPU877ABVG8 PDF预览

IDTCSPU877ABVG8

更新时间: 2024-11-15 14:42:47
品牌 Logo 应用领域
艾迪悌 - IDT 驱动逻辑集成电路
页数 文件大小 规格书
13页 112K
描述
PLL Based Clock Driver, 877 Series, 10 True Output(s), 0 Inverted Output(s), PBGA52, GREEN, VFBGA-52

IDTCSPU877ABVG8 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Obsolete零件包装代码:BGA
包装说明:TFBGA, BGA52,6X10,25针数:52
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.8Is Samacsys:N
系列:877输入调节:DIFFERENTIAL
JESD-30 代码:R-PBGA-B52JESD-609代码:e1
长度:7 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
最大I(ol):0.009 A湿度敏感等级:3
功能数量:1反相输出次数:
端子数量:52实输出次数:10
最高工作温度:70 °C最低工作温度:
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:TFBGA封装等效代码:BGA52,6X10,25
封装形状:RECTANGULAR封装形式:GRID ARRAY, THIN PROFILE, FINE PITCH
峰值回流温度(摄氏度):260电源:1.8 V
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.04 ns
座面最大高度:1.05 mm子类别:Clock Driver
最大供电电压 (Vsup):1.9 V最小供电电压 (Vsup):1.7 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
温度等级:COMMERCIAL端子面层:Tin/Silver/Copper (Sn/Ag/Cu)
端子形式:BALL端子节距:0.65 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:30
宽度:4.5 mm最小 fmax:340 MHz
Base Number Matches:1

IDTCSPU877ABVG8 数据手册

 浏览型号IDTCSPU877ABVG8的Datasheet PDF文件第2页浏览型号IDTCSPU877ABVG8的Datasheet PDF文件第3页浏览型号IDTCSPU877ABVG8的Datasheet PDF文件第4页浏览型号IDTCSPU877ABVG8的Datasheet PDF文件第5页浏览型号IDTCSPU877ABVG8的Datasheet PDF文件第6页浏览型号IDTCSPU877ABVG8的Datasheet PDF文件第7页 
1.8V PHASE LOCKED LOOP  
IDTCSPU877A  
DIFFERENTIAL 1:10 SDRAM  
CLOCK DRIVER  
FEATURES:  
DESCRIPTION:  
• 1 to 10 differential clock distribution  
• Optimized for clock distribution in DDR2 (Double Data Rate)  
SDRAM applications  
TheCSPU877AisaPLLbasedclockdriverthatactsasazerodelaybuffer  
to distribute one differential clock input pair(CLK, CLK ) to 10 differential  
output pairs (Y[0:9], Y[0:9]) and one differential pair of feedback clock output  
(FBOUT,FBOUT). Externalfeedbackpins(FBIN,FBIN)forsynchronization  
oftheoutputstotheinputreferenceisprovided.OE,OS,andAVDD controlthe  
power-downandtestmodelogic. WhenAVDD isgrounded,thePLListurned  
offandbypassedfortestmodepurposes. Whenthedifferentialclockinputs  
(CLK,CLK)arebothatlogiclow,thisdevicewillenteralowpower-downmode.  
Inthismode,thereceiversaredisabled,thePLListurnedoff,andtheoutput  
clockdriversaredisabled,resultinginacurrentconsumptiondeviceoflessthan  
500μA.  
• Operating frequency: 125MHz to 340MHz  
• Very low skew: 40ps  
• Very low jitter: 40ps  
• 1.8V AVDD and 1.8V VDDQ  
• CMOS control signal input  
• Test mode enables buffers while disabling PLL  
• Low current power-down mode  
• Tolerant of Spread Spectrum input clock  
• Available in 52-Ball VFBGA and 40-pin VFQFPN packages  
TheCSPU877Arequiresnoexternalcomponentsandhasbeenoptimised  
forverylowphaseerror,skew,andjitter,whilemaintainingfrequencyandduty  
cycle over the operating voltage and temperature range. The CSPU877A,  
designedforuseinbothmoduleassembliesandsystemmotherboardbased  
solutions,providesanoptimumhigh-performanceclocksource.  
The CSPU877A is available in Commercial Temperature Range (0°C to  
+70°C). SeeOrderingInformationfordetails.  
APPLICATIONS:  
• Meets or exceeds JEDEC standard 82.8 for registered DDR2  
clock driver  
• Along with SSTU32864/65/66, DDR2 register, provides complete  
solution for DDR2 DIMMs  
FUNCTIONAL BLOCK DIAGRAM  
LD or OE  
POWER  
DOWN  
AND  
OE  
LD, OS, or OE  
PLL BYPASS  
Y0  
TEST  
MODE  
LOGIC  
LD  
OS  
Y0  
Y1  
AVDD  
Y1  
Y2  
Y2  
Y3  
Y3  
Y4  
Y4  
Y5  
CLK  
CLK  
Y5  
Y6  
10KΩ - 100KΩ  
PLL  
Y6  
Y7  
FBIN  
FBIN  
Y7  
Y8  
Y8  
Y9  
Y9  
NOTE:  
The Logic Detect (LD) powers down the device when a logic LOW is applied to both CLK and CLK.  
FBOUT  
FBOUT  
The IDT logo is a registered trademark of Integrated Device Technology, Inc.  
COMMERCIAL TEMPERATURE RANGE  
OCTOBER 2006  
1
c
2006 Integrated Device Technology, Inc.  
DSC-6495/8  

与IDTCSPU877ABVG8相关器件

型号 品牌 获取价格 描述 数据表
IDTCSPU877ANL IDT

获取价格

1.8V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
IDTCSPU877ANLG IDT

获取价格

1.8V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
IDTCSPU877BV IDT

获取价格

PLL Based Clock Driver, CSPU877 Series, 10 True Output(s), 0 Inverted Output(s), CMOS, VFB
IDTCSPU877BV8 IDT

获取价格

PLL Based Clock Driver, CSPU877 Series, 10 True Output(s), 0 Inverted Output(s), CMOS, VFB
IDTCSPU877BVG IDT

获取价格

PLL Based Clock Driver, CSPU877 Series, 10 True Output(s), 0 Inverted Output(s), CMOS, GRE
IDTCSPU877BVG8 IDT

获取价格

PLL Based Clock Driver, CSPU877 Series, 10 True Output(s), 0 Inverted Output(s), CMOS, GRE
IDTCSPU877D IDT

获取价格

1.8V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
IDTCSPU877DBV IDT

获取价格

1.8V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
IDTCSPU877DBVG IDT

获取价格

1.8V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
IDTCSPU877DBVG8 IDT

获取价格

PLL Based Clock Driver, 877 Series, 10 True Output(s), 0 Inverted Output(s), GREEN, VFBGA-