Datasheet > IDTCV104B

IDTCV104B

更新时间： 2024-11-14 22:50:51

品牌	Logo	应用领域
艾迪悌 - IDT		时钟发生器 PC
页数	文件大小	规格书
21页	95K
描述
CLOCK GENERATOR FOR DESKTOP PC PLATFORMS

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IDTCV104B 数据手册

IDTCV104B

COMMERCIALTEMPERATURERANGE

CLOCKGENERATORFORDESKTOPPCPLATFORMS

CLOCK GENERATOR FOR

IDTCV104B

DESKTOP PC PLATFORMS

PRELIMINARY

DESCRIPTION:

FEATURES:

IDTCV104B isa48pinclockgenerationdevicefordesktopPCplatforms.

ThischipincorporatesfourPLLstoallowindependentgenerationofCPU,AGP/

PCI, SRC, and 48MHz clocks. The dedicated PLL for Serial ATA clock

provides high accuracy frequency. This device also implements Band-gap

referencedIREF toreducetheimpactofVDD variationondifferentialoutputs,

whichcanprovidemorerobustsystemperformance.

• 4 PLL architecture

• Linear frequency programming

• Independent frequency programming and SSC control

• Band-gap circuit for differential output

• High power-noise rejection ratio

• 66MHz to 533MHz CPU frequency

• VCO frequency up to 1.1G

• Support index block read/write, single cycle index block read

• Programmable REF, 3V66, PCI, 48MHz I/O drive strength

• Programmable 3V66 and PCI Skew

• Available in SSOP package

StaticPLLfrequencydivideerrorcanbeaslowas36ppm, providinghigh

accuracyoutputclock. EachCPU,AGP/PCI,SRCclockhasitsownSpread

Spectrumselection.

KEYSPECIFICATION:

• CPU/SRC CLK cycle to cycle jitter < 125ps

• SATA CLK cycle to cycle jitter < 125ps

• PCI CLK cycle to cycle jitter < 250ps

• Static PLL frequency divide error as low as 36ppm

FUNCTIONALBLOCKDIAGRAM

PLL1

SSC

EasyN

CPU CLK

CPU[1:0]

Output Buffers

Programming

XTAL

Osc Amp

IREF

REF 3.1.0

3V66/PCI

Output Buffers

PLL2

SSC

EasyN

Programming

PCI[5:0], PCIF[2:0]

3V66[3:0]

SDATA

SM Bus

Controller

SCLK

SRC CLK

Output Buffer

PLL3

SSC

SRC

VTT_PWRGD

Watch Dog

Timer

IREF

FS[1:0]

Control

Logic

48MHz[1:0]

SEL24_48#

48MHz

Output Buffer

PLL4

24 - 48MHz

RESET#

OUTPUTTABLE

CPU (Pair)

3V66

3V66/VCH

PCI

PCIF

REF

48MHz

24 - 48MHz

SRC (Pair)

Reset#

TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.

COMMERCIAL TEMPERATURE RANGE

SEPTEMBER 2003

DSC-6382/16

12 3 4 5 6 7...21

中文翻译

下载PDF

与IDTCV104B相关器件

型号	品牌	获取价格	描述	数据表
IDTCV105EPV	IDT	获取价格	Processor Specific Clock Generator, 200MHz, CMOS, PDSO48, SSOP-48
IDTCV105EPV8	IDT	获取价格	Processor Specific Clock Generator, 200MHz, PDSO48, SSOP-48
IDTCV105EPVG	IDT	获取价格	Processor Specific Clock Generator, 200MHz, PDSO48, SSOP-48
IDTCV105EPVG8	IDT	获取价格	Processor Specific Clock Generator, 200MHz, PDSO48, SSOP-48
IDTCV107E	IDT	获取价格	CLOCK GENERATOR FOR DESKTOP PC PLATFORMS
IDTCV107EPV8	IDT	获取价格	Processor Specific Clock Generator, 200MHz, PDSO48, SSOP-48
IDTCV107EPVG	IDT	获取价格	Processor Specific Clock Generator, 200MHz, PDSO48, SSOP-48
IDTCV107EPVG8	IDT	获取价格	Processor Specific Clock Generator, 200MHz, PDSO48, SSOP-48
IDTCV109E	IDT	获取价格	CLOCK GENERATOR FOR DESKTOP PC PLATFORMS
IDTCV109EPV	IDT	获取价格	CLOCK GENERATOR FOR DESKTOP PC PLATFORMS