5秒后页面跳转
IDTCSPUA877ANLG PDF预览

IDTCSPUA877ANLG

更新时间: 2024-02-29 19:54:15
品牌 Logo 应用领域
艾迪悌 - IDT 时钟驱动器动态存储器
页数 文件大小 规格书
14页 116K
描述
1.8V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER

IDTCSPUA877ANLG 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFN
包装说明:VQCCN,针数:40
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.71系列:CSPUA877
输入调节:DIFFERENTIALJESD-30 代码:S-PQCC-N40
JESD-609代码:e3长度:6 mm
逻辑集成电路类型:PLL BASED CLOCK DRIVER湿度敏感等级:3
功能数量:1反相输出次数:
端子数量:40实输出次数:10
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:VQCCN
封装形状:SQUARE封装形式:CHIP CARRIER, VERY THIN PROFILE
峰值回流温度(摄氏度):260认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.04 ns座面最大高度:1 mm
最大供电电压 (Vsup):1.9 V最小供电电压 (Vsup):1.7 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
温度等级:COMMERCIAL端子面层:MATTE TIN
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:6 mm最小 fmax:410 MHz
Base Number Matches:1

IDTCSPUA877ANLG 数据手册

 浏览型号IDTCSPUA877ANLG的Datasheet PDF文件第2页浏览型号IDTCSPUA877ANLG的Datasheet PDF文件第3页浏览型号IDTCSPUA877ANLG的Datasheet PDF文件第4页浏览型号IDTCSPUA877ANLG的Datasheet PDF文件第5页浏览型号IDTCSPUA877ANLG的Datasheet PDF文件第6页浏览型号IDTCSPUA877ANLG的Datasheet PDF文件第7页 
1.8V PHASE LOCKED LOOP  
IDTCSPUA877A  
DIFFERENTIAL 1:10 SDRAM  
CLOCK DRIVER  
FEATURES:  
DESCRIPTION:  
• 1 to 10 differential clock distribution  
• Optimized for clock distribution in DDR2 (Double Data Rate)  
SDRAM applications  
TheCSPUA877AisaPLLbasedclockdriverthatactsasazerodelaybuffer  
to distribute one differential clock input pair(CLK, CLK ) to 10 differential  
output pairs (Y[0:9], Y[0:9]) and one differential pair of feedback clock output  
(FBOUT,FBOUT). Externalfeedbackpins(FBIN,FBIN)forsynchronization  
oftheoutputstotheinputreferenceisprovided.OE,OS,andAVDD controlthe  
power-downandtestmodelogic. WhenAVDD isgrounded,thePLListurned  
offandbypassedfortestmodepurposes. Whenthedifferentialclockinputs  
(CLK,CLK)arebothatlogiclow,thisdevicewillenteralowpower-downmode.  
Inthismode,thereceiversaredisabled,thePLListurnedoff,andtheoutput  
clockdriversaredisabled,resultinginaclockdrivercurrentconsumptionofless  
than500μA.  
• Operating frequency: 125MHz to 410MHz  
• Stabilization time: <6us  
• Very low skew: 40ps  
• Very low jitter: 40ps  
• 1.8V AVDD and 1.8V VDDQ  
• CMOS control signal input  
• Test mode enables buffers while disabling PLL  
• Low current power-down mode  
• Tolerant of Spread Spectrum input clock  
• Available in 52-Ball VFBGA and 40-pin VFQFPN packages  
TheCSPUA877Arequiresnoexternalcomponentsandhasbeenoptimised  
forverylowphaseerror,skew,andjitter,whilemaintainingfrequencyandduty  
cycle over the operating voltage and temperature range. The CSPUA877 ,  
designedforuseinbothmoduleassembliesandsystemmotherboardbased  
solutions,providesanoptimumhigh-performanceclocksource.  
APPLICATIONS:  
• Meets or exceeds JEDEC standard CUA877 for registered DDR2  
clock driver  
TheCSPUA877AisavailableinCommercialTemperatureRange(0°Cto  
+70°C). SeeOrderingInformationfordetails.  
• Along with SSTUA32864/66, DDR2 register, provides complete  
solution for DDR2 DIMMs  
FUNCTIONAL BLOCK DIAGRAM  
LD or OE  
POWER  
DOWN  
AND  
OE  
LD, OS, or OE  
PLL BYPASS  
Y0  
TEST  
MODE  
LOGIC  
LD  
OS  
Y0  
Y1  
AVDD  
Y1  
Y2  
Y2  
Y3  
Y3  
Y4  
Y4  
Y5  
CLK  
CLK  
Y5  
Y6  
10KΩ - 100KΩ  
PLL  
Y6  
Y7  
FBIN  
FBIN  
Y7  
Y8  
Y8  
Y9  
Y9  
NOTE:  
The Logic Detect (LD) powers down the device when a logic LOW is applied to both CLK and CLK.  
FBOUT  
FBOUT  
The IDT logo is a registered trademark of Integrated Device Technology, Inc.  
COMMERCIAL TEMPERATURE RANGE  
OCTOBER 2006  
1
c
2006 Integrated Device Technology, Inc.  
DSC 6872/4  

与IDTCSPUA877ANLG相关器件

型号 品牌 描述 获取价格 数据表
IDTCSPUA877ANLG8 IDT PLL Based Clock Driver, CSPUA877 Series, 10 True Output(s), 0 Inverted Output(s), PQCC40,

获取价格

IDTCSPUA877BVG IDT PLL Based Clock Driver, CSPUA877 Series, 10 True Output(s), 0 Inverted Output(s), CMOS, GR

获取价格

IDTCSPUA877BVG8 IDT PLL Based Clock Driver, CSPUA877 Series, 10 True Output(s), 0 Inverted Output(s), CMOS, GR

获取价格

IDTCSPUA877NLG IDT PLL Based Clock Driver, CSPUA877 Series, 10 True Output(s), 0 Inverted Output(s), PQCC40,

获取价格

IDTCV104B IDT CLOCK GENERATOR FOR DESKTOP PC PLATFORMS

获取价格

IDTCV105EPV IDT Processor Specific Clock Generator, 200MHz, CMOS, PDSO48, SSOP-48

获取价格