5秒后页面跳转
IDT72V205L20PF9 PDF预览

IDT72V205L20PF9

更新时间: 2024-09-16 05:22:35
品牌 Logo 应用领域
艾迪悌 - IDT 先进先出芯片
页数 文件大小 规格书
25页 286K
描述
FIFO, 256X18, 12ns, Synchronous, CMOS, PQFP64, PLASTIC, TQFP-64

IDT72V205L20PF9 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:QFP
包装说明:PLASTIC, TQFP-64针数:64
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.32.00.71风险等级:5.63
最长访问时间:12 ns其他特性:EASILY EXPANDABLE IN DEPTH AND WIDTH
周期时间:20 nsJESD-30 代码:S-PQFP-G64
JESD-609代码:e0长度:14 mm
内存密度:4608 bit内存宽度:18
湿度敏感等级:3功能数量:1
端子数量:64字数:256 words
字数代码:256工作模式:SYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:256X18可输出:YES
封装主体材料:PLASTIC/EPOXY封装代码:LQFP
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE
并行/串行:PARALLEL峰值回流温度(摄氏度):240
认证状态:Not Qualified座面最大高度:1.6 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:TIN LEAD端子形式:GULL WING
端子节距:0.8 mm端子位置:QUAD
处于峰值回流温度下的最长时间:20宽度:14 mm

IDT72V205L20PF9 数据手册

 浏览型号IDT72V205L20PF9的Datasheet PDF文件第2页浏览型号IDT72V205L20PF9的Datasheet PDF文件第3页浏览型号IDT72V205L20PF9的Datasheet PDF文件第4页浏览型号IDT72V205L20PF9的Datasheet PDF文件第5页浏览型号IDT72V205L20PF9的Datasheet PDF文件第6页浏览型号IDT72V205L20PF9的Datasheet PDF文件第7页 
3.3 VOLT CMOS SyncFIFOTM  
256 x 18, 512 x 18, 1,024 x 18,  
2,048 x 18, and 4,096 x 18  
IDT72V205, IDT72V215,  
IDT72V225, IDT72V235,  
IDT72V245  
FEATURES:  
DESCRIPTION:  
256 x 18-bit organization array (IDT72V205)  
512 x 18-bit organization array (IDT72V215)  
1,024 x 18-bit organization array (IDT72V225)  
2,048 x 18-bit organization array (IDT72V235)  
4,096 x 18-bit organization array (IDT72V245)  
10 ns read/write cycle time  
TheIDT72V205/72V215/72V225/72V235/72V245arefunctionallycom-  
patibleversionsoftheIDT72205LB/72215LB/72225LB/72235LB/72245LB,  
designed to run off a 3.3V supply for exceptionally low power consumption.  
These devices are very high-speed, low-power First-In, First-Out (FIFO)  
memorieswithclockedreadandwritecontrols. TheseFIFOsareapplicable  
forawidevarietyofdatabufferingneeds,suchasopticaldiskcontrollers,Local  
AreaNetworks(LANs),andinterprocessorcommunication.  
5V input tolerant  
IDT Standard or First Word Fall Through timing  
Single or double register-buffered Empty and Full flags  
Easily expandable in depth and width  
Asynchronous or coincident Read and Write Clocks  
Asynchronous or synchronous programmable Almost-Empty  
and Almost-Full flags with default settings  
Half-Full flag capability  
Output enable puts output data bus in high-impedanc state  
High-performance submicron CMOS technology  
Available in a 64-lead thin quad flatpack (TQFP/STQFP)  
Industrial temperature range (–40°C to +85°C) is available  
TheseFIFOshave18-bitinputandoutputports. Theinputportiscontrolled  
byafree-runningclock(WCLK),andaninputenablepin(WEN).Dataisread  
intothesynchronousFIFOoneveryclockwhenWENisasserted.Theoutput  
portiscontrolledbyanotherclockpin(RCLK)andanotherenablepin(REN).  
TheReadClock(RCLK)canbetiedtotheWriteClockforsingleclockoperation  
orthetwoclockscanrunasynchronousofoneanotherfordual-clockoperation.  
AnOutputEnablepin(OE)isprovidedonthereadportforthree-statecontrol  
oftheoutput.  
ThesynchronousFIFOshavetwofixedflags,EmptyFlag/OutputReady  
(EF/OR) and Full Flag/Input Ready (FF/IR), and two programmable flags,  
Almost-Empty(PAE)andAlmost-Full(PAF). Theoffsetloadingoftheprogram-  
FUNCTIONAL BLOCK DIAGRAM  
WCLK  
D0-D17  
LD  
WEN  
INPUT REGISTER  
OFFSET REGISTER  
FF/IR  
PAF  
FLAG  
WRITE CONTROL  
LOGIC  
EF/OR  
PAE  
LOGIC  
RAM ARRAY  
256 x 18, 512 x 18  
1,024 x 18, 2,048 x 18  
4,096 x 18  
HF/(WXO)  
READ POINTER  
WRITE POINTER  
FL  
WXI  
READ CONTROL  
LOGIC  
EXPANSION LOGIC  
(HF)/WXO  
RXI  
RXO  
OUTPUT REGISTER  
RESET LOGIC  
RS  
4294 drw 01  
OE  
REN  
RCLK  
Q0-Q17  
IDTandtheIDTlogoaretrademarksofIntegratedDeviceTechnology, Inc. SyncFIFOisatrademarkofIntegratedDeviceTechnology, Inc.  
FEBRUARY 2002  
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES  
1
2002 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.  
DSC-4294/4  

与IDT72V205L20PF9相关器件

型号 品牌 获取价格 描述 数据表
IDT72V205L20PFG IDT

获取价格

FIFO, 256X18, 12ns, Synchronous, CMOS, PQFP64, GREEN, PLASTIC, TQFP-64
IDT72V205L20PFG8 IDT

获取价格

FIFO, 256X18, 12ns, Synchronous, CMOS, PQFP64, PLASTIC, TQFP-64
IDT72V205L20PFI IDT

获取价格

3.3 VOLT CMOS SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18
IDT72V205L20TF IDT

获取价格

3.3 VOLT CMOS SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18
IDT72V205L20TF8 IDT

获取价格

FIFO, 256X18, 12ns, Synchronous, CMOS, PQFP64, PLASTIC, STQFP-64
IDT72V205L20TFI IDT

获取价格

3.3 VOLT CMOS SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18
IDT72V2101 IDT

获取价格

3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO
IDT72V210110PF IDT

获取价格

3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO
IDT72V210110PFI IDT

获取价格

3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO
IDT72V210115PF IDT

获取价格

3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO