3.3 VOLT HIGH DENSITY CMOS
SUPERSYNC FIFO™
262,144 x 9
IDT72V2101
IDT72V2111
524,288 x 9
simultaneously)
• Available in the 64-pin Thin Quad Flat Pack (TQFP)
• High-performance submicron CMOS technology
ꢀEATURES:
• Choose among the following memory organizations:
IDT72V2101
IDT72V2111
262,144 x 9
524,288 x 9
DESCRIPTION:
•
Pin-compatible with the IDT72V261/72V271 and the IDT72V281/
72V291 SuperSync FIFOs
The IDT72V2101/72V2111 are exceptionally deep, high speed, CMOS
First-In-First-Out(FIFO)memorieswithclockedreadandwritecontrols. These
FIFOs offer numerous improvements over previous SuperSync FIFOs,
includingthefollowing:
• Thelimitationofthefrequencyofoneclockinputwithrespecttotheotherhas
been removed. The Frequency Select pin (FS) has been removed, thus
itis nolongernecessarytoselectwhichofthe twoclockinputs, RCLKor
WCLK, is runningatthe higherfrequency.
• The period required by the retransmit operation is now fixed and short.
• Thefirstworddatalatencyperiod,fromthetimethefirstwordiswrittentoan
emptyFIFOtothetimeitcanberead,isnowfixedandshort. (Thevariable
clockcyclecountingdelayassociatedwiththelatencyperiodfound on
previousSuperSyncdeviceshasbeeneliminatedonthisSuperSyncfamily.)
SuperSyncFIFOsareparticularlyappropriatefornetwork,video,telecommu-
nications,datacommunicationsandotherapplicationsthatneedtobufferlarge
amountsofdata.
• 10ns read/write cycle time (6.5ns access time)
• Fixed, low first word data latency time
• 5V input tolerant
• Auto power down minimizes standby power consumption
• Master Reset clears entire FIFO
• Partial Reset clears data, but retains programmable settings
• Retransmit operation with fixed, low first word data latency time
• Empty, Full and Half-Full flags signal FIFO status
• Programmable Almost-Empty and Almost-Full flags, each flag can
default to one of two preselected offsets
• Program partial flags by either serial or parallel means
• SelectIDTStandardtiming(usingEFandFFflags)orFirstWordFall
Through timing (using OR and IR flags)
•
Output enable puts data outputs into high impedance state
• Easily expandable in depth and width
• Independent Read and Write clocks (permit reading and writing
ꢀUNCTIONAL BLOCK DIAGRAM
D0 -D8
WEN
WCLK
LD
SEN
OFFSET REGISTER
INPUT REGISTER
FF/IR
PAF
EF/OR
PAE
HF
FLAG
LOGIC
WRITE CONTROL
LOGIC
RAM ARRAY
262,144 x 9
524,288 x 9
FWFT/SI
WRITE POINTER
READ POINTER
READ
CONTROL
LOGIC
RT
OUTPUT REGISTER
MRS
PRS
RESET
LOGIC
RCLK
REN
Q0 -Q8
4669 drw 01
OE
The SuperSync FIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.
MARCH 2001
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
2001 Integrated Device Technology, Inc.
DSC-4669/2