Datasheet > IDT5T940-10NLI8

IDT5T940-10NLI8

更新时间： 2024-11-20 20:05:19

品牌	Logo	应用领域
艾迪悌 - IDT		驱动逻辑集成电路
页数	文件大小	规格书
10页	64K
描述
PLL Based Clock Driver, 5T Series, 2 True Output(s), 0 Inverted Output(s), PQCC28, PLASTIC, VFQFPN-28

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

IDT5T940-10NLI8 技术参数

是否无铅：	含铅	是否Rohs认证：	不符合
生命周期：	Obsolete	零件包装代码：	QFN
包装说明：	HVQCCN, LCC28,.24SQ,25	针数：	28
Reach Compliance Code：	not_compliant	HTS代码：	8542.39.00.01
风险等级：	5.91	系列：	5T
输入调节：	DIFFERENTIAL MUX	JESD-30 代码：	S-PQCC-N28
JESD-609代码：	e0	长度：	6 mm
逻辑集成电路类型：	PLL BASED CLOCK DRIVER	湿度敏感等级：	1
功能数量：	1	反相输出次数：
端子数量：	28	实输出次数：	2
最高工作温度：	85 °C	最低工作温度：	-40 °C
封装主体材料：	PLASTIC/EPOXY	封装代码：	HVQCCN
封装等效代码：	LCC28,.24SQ,25	封装形状：	SQUARE
封装形式：	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	峰值回流温度（摄氏度）：	240
电源：	2.5/3.3 V	认证状态：	Not Qualified
Same Edge Skew-Max（tskwd）：	0.02 ns	座面最大高度：	1 mm
子类别：	Clock Driver	最大供电电压 (Vsup)：	3.465 V
最小供电电压 (Vsup)：	2.375 V	标称供电电压 (Vsup)：	2.5 V
表面贴装：	YES	温度等级：	INDUSTRIAL
端子面层：	Tin/Lead (Sn85Pb15)	端子形式：	NO LEAD
端子节距：	0.65 mm	端子位置：	QUAD
处于峰值回流温度下的最长时间：	20	宽度：	6 mm
最小 fmax：	666.52 MHz	Base Number Matches：	1

IDT5T940-10NLI8 数据手册

IDT5T940

INDUSTRIALTEMPERATURERANGE

PRECISIONCLOCKGENERATOROC-192APPLICATIONS

IDT5T940

PRECISION CLOCK GENERATOR

OC-192 APPLICATIONS

FEATURES:

DESCRIPTION:

• Input frequency:

The IDT5T940 generates a high precision FEC (Forward Error Cor-

rection) or non-FEC source clock for SONET/SDH systems as well as a

source clock for Gigabit Ethernet systems. This device also has clock

regeneration capability: it creates a "clean" version of the clock input by

using the internal oscillator to square the input clock's rising and falling

edges and remove jitter. In the event that the main clock input fails, the

device automatically locks to a backup reference clock using a hitless

switchover mechanism.

- ForSONETnon-FEC:19.44MHz,38.88MHz,77.76MHz,155.52MHz,

311.04MHz, or 622.08MHz

- For SONET FEC: 20.83MHz, 41.66MHz, 83.31MHz, 166.63MHz,

333.26MHz, or 666.52MHz

- For 10GE copper: 19.53MHz, 39.06MHz, 78.125MHz, 156.25MHz,

312.5MHz, or 625MHz

- For 10GE optical: 20.14MHz, 40.28MHz, 80.56MHz, 161.13MHz,

322.26MHz, or 644.53MHz

• 3-level inputs for feedback divide ratio and output frequency range

selection

• 1x, 2x, 4x, 8x, 16x, and 32x outputs on Q^OUT

• Regenerated input clock or QOUT/4 on QREG

• Lock indicator

This device detects loss of valid CLKIN and leaves the VCO of the PLL at

thelastvalidfrequencywhileanalternateinputREFINisselected. IfCLKIN

andREFINaredifferentfrequencies,themultiplicationfactorwillbeadjustedto

retainthesameoutputfrequency.

TheIDT5T940canactasatranslatorfromadifferentialLVPECL,LVDS,or

single-ended LVTTL input to LVPECL or LVDS outputs. The IDT5T940-10

has LVDS outputs and the IDT5T940-30 has LVPECL outputs.

ThethreemodesofoutputfrequencyrangearecontrolledbytheSELmode,

whichisa3-levelpin. WhenSELmodeishighorlow,theQ^OUTisamultiplied

versionoftheinputclockwhileQREGisaregeneratedversionoftheinputclock.

WhenSELmodeismid,theQOUT isamultipliedversionoftheinputclockwhile

QREG isQOUT/4.

• Power-down mode

• LVPECL or LVDS outputs

• Three modes of output frequency range

- Mode0:QOUT range155.5-166.6MHz. QREG isaregeneratedversion

of the input clock.

- Mode 1: QOUT range 622 - 666.5MHz. QREG output 155.5-166.6MHz.

- Mode 2: QOUT range 622 - 666.5MHz. QREG is a regenerated version

of the input clock frequency.

TheIDT5T940featuresaselectableloopbandwidth.

• Selectable loop bandwidths

• Hitless switchover

• Differential LVPECL, LVDS, or single-ended LVTTL input interface

• 2.375 - 3.465V core and I/O

APPLICATIONS:

• Terabit routers

• Gigabit ethernet systems

• SONET / SDH systems

• Digital cross connects

• Optical transceiver modules

• Available in VFQFPN package

FUNCTIONALBLOCKDIAGRAM

PLLBW1

PLLBW0

QREG

CLKIN

INPUT

MUX

DIVN

DIVM

PLL

QOUT

CONTROL

LOGIC

LOCK,

FREQ.

DETECTOR

REFIN

SELMODE

LOCK

CLK/

REF0

CLK/

REF1

TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.

INDUSTRIAL TEMPERATURE RANGE

DECEMBER 2003

2003 Integrated Device Technology, Inc.

DSC 6195/23

12 3 4 5 6 7...10

中文翻译

下载PDF

与IDT5T940-10NLI8相关器件

型号	品牌	获取价格	描述	数据表
IDT5T940-30NLGI8	IDT	获取价格	PLL Based Clock Driver, 5T Series, 2 True Output(s), 0 Inverted Output(s), PQCC28, GREEN,
IDT5T940-30NLI	IDT	获取价格	PRECISION CLOCK GENERATOR OC-192 APPLICATIONS
IDT5T940-30NLI8	IDT	获取价格	PLL Based Clock Driver, 5T Series, 2 True Output(s), 0 Inverted Output(s), PQCC28, PLASTIC
IDT5T9820NLGI	IDT	获取价格	PLL Based Clock Driver, 5T Series, 10 True Output(s), 0 Inverted Output(s), GREEN, PLASTIC
IDT5T9820NLI8	IDT	获取价格	PLL Based Clock Driver, 5T Series, 10 True Output(s), 0 Inverted Output(s), PQCC68, PLASTI
IDT5T9821NLGI8	IDT	获取价格	PLL Based Clock Driver, 5T Series, 5 True Output(s), 0 Inverted Output(s), GREEN, PLASTIC,
IDT5T9890NLGI	IDT	获取价格	PLL Based Clock Driver, 5T Series, 10 True Output(s), 0 Inverted Output(s), PQCC68, GREEN,
IDT5T9890NLGI8	IDT	获取价格	PLL Based Clock Driver, 5T Series, 10 True Output(s), 0 Inverted Output(s), PQCC68, GREEN,
IDT5T9890NLI8	IDT	获取价格	PLL Based Clock Driver, 5T Series, 10 True Output(s), 0 Inverted Output(s), PQCC68, PLASTI
IDT5T9891	IDT	获取价格	EEPROM PROGRAMMABLE 2.5V PROGRAMMABLE SKEW PLL DIFFERENTIAL CLOCK DRIVER

与IDT5T940-10NLI8相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

24
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

16
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

48
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

46

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT5T940-10NLI8

IDT5T940-10NLI8 技术参数

IDT5T940-10NLI8 数据手册

与IDT5T940-10NLI8相关器件

与IDT5T940-10NLI8相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT5T940-10NLI8

IDT5T940-10NLI8 技术参数

IDT5T940-10NLI8 数据手册

与IDT5T940-10NLI8相关器件

与IDT5T940-10NLI8相关文章

您还可以找

您在本页遇到什么问题？