Datasheet > IDT5T9891NLI

IDT5T9891NLI

更新时间： 2024-02-19 12:09:20

品牌	Logo	应用领域
艾迪悌 - IDT		驱动逻辑集成电路
页数	文件大小	规格书
36页	214K
描述
PLL Based Clock Driver, 5T Series, 5 True Output(s), 0 Inverted Output(s), PQCC68, PLASTIC, VFQFN-68

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

IDT5T9891NLI 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
零件包装代码：	QFN	包装说明：	PLASTIC, VFQFN-68
针数：	68	Reach Compliance Code：	not_compliant
HTS代码：	8542.39.00.01	风险等级：	5.88
系列：	5T	输入调节：	DIFFERENTIAL MUX
JESD-30 代码：	S-PQCC-N68	JESD-609代码：	e0
长度：	10 mm	逻辑集成电路类型：	PLL BASED CLOCK DRIVER
最大I（ol）：	0.012 A	湿度敏感等级：	3
功能数量：	1	反相输出次数：
端子数量：	68	实输出次数：	5
最高工作温度：	85 °C	最低工作温度：	-40 °C
输出特性：	3-STATE	封装主体材料：	PLASTIC/EPOXY
封装代码：	HVQCCN	封装等效代码：	LCC68,.4SQ,20
封装形状：	SQUARE	封装形式：	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度（摄氏度）：	240	电源：	1.5/2.5,2.5 V
认证状态：	Not Qualified	Same Edge Skew-Max（tskwd）：	0.1 ns
座面最大高度：	1 mm	子类别：	Clock Drivers
最大供电电压 (Vsup)：	2.7 V	最小供电电压 (Vsup)：	2.3 V
标称供电电压 (Vsup)：	2.5 V	表面贴装：	YES
温度等级：	INDUSTRIAL	端子面层：	Tin/Lead (Sn85Pb15)
端子形式：	NO LEAD	端子节距：	0.5 mm
端子位置：	QUAD	处于峰值回流温度下的最长时间：	20
宽度：	10 mm	最小 fmax：	250 MHz
Base Number Matches：	1

IDT5T9891NLI 数据手册

IDT5T9891

INDUSTRIALTEMPERATURERANGE

EEPROMPROGRAMMABLE2.5VPROGRAMMABLESKEWPLLDIFFERENTIAL

EEPROM PROGRAMMABLE 2.5V

PROGRAMMABLE SKEW PLL

IDT5T9891

DIFFERENTIAL CLOCK DRIVER

FEATURES:

DESCRIPTION:

• 2.5VDD

The IDT5T9891 is a 2.5V PLL differential clock driver intended for high

performance computing and data-communications applications. A key

featureoftheprogrammableskewistheabilityofoutputstoleadorlagthe

REFinputsignal. TheIDT5T9891hassixdifferentialprogrammableskew

outputsinsixbanks,includingadedicateddifferentialfeedbackthroughthe

use of JTAG or I²C programming. The redundant input capability allows

for a smooth change over to a secondary clock source when the primary

clock source is absent.

• 6 pairs of programmable skew outputs

• Low skew: 100ps all outputs at same interface level, 250ps all

outputs at different interface levels

• Selectable positive or negative edge synchronization

• Tolerant of spread spectrum input clock

• Synchronous output enable

• Selectable inputs

• Input frequency: 4.17MHz to 250MHz

• Output frequency: 12.5MHz to 250MHz

• Internal non-volatile EEPROM

TheclockdrivercanbeconfiguredthroughtheuseofJTAG/I²Cprogram-

ming. An internal EEPROM will allow the user to save and restore the

configurationofthedevice.

• JTAG or I²C bus serial interface for programming

• Hot insertable and over-voltage tolerant inputs

• Feedback divide selection with multiply ratios of (1-6, 8, 10, 12)

• Selectable HSTL, eHSTL, 1.8V/2.5V LVTTL, or LVEPECL input

interface

• Selectable HSTL, eHSTL, or 1.8V/2.5V LVTTL output interface for

each output bank

• Selectable differential or single-ended inputs and six differen-

tial outputs

The feedback bank allows divide-by-functionality from 1 to 12 through

theuseofJTAGorI²Cprogramming. Thisprovidestheuserwithfrequency

multiplication1to12withoutusingdividedoutputsforfeedback. Eachoutput

bank also allows for a divide-by functionality of 2 or 4.

The IDT5T9891 features a user-selectable, single-ended or differential

input to six differential outputs. The differential clock driver also acts as a

translatorfromadifferentialHSTL,eHSTL,1.8V/2.5VLVTTL,LVEPECL,or

single-ended1.8V/2.5VLVTTLinputtoHSTL,eHSTL,or1.8V/2.5VLVTTL

outputs. EachoutputbankcanbeindividuallyconfiguredtobeeitherHSTL,

eHSTL,2.5VLVTTL,or1.8VLVTTL,includingthefeedbackbank. Also,each

clockinputcanbeindividuallyconfiguredtoaccept2.5VLVTTL,1.8VLVTTL,

ordifferentialsignals. Theoutputscanbesynchronouslyenabled/disabled.The

differentialoutputscanbesynchronouslyenabled/disabled.

• PLL bypass for DC testing

• External differential feedback, internal loop filter

• Low Jitter: <75ps cycle-to-cycle, all outputs at same interface

level: <100ps cycle-to-cycle all outputs at different interface

levels

Furthermore, alltheoutputscanbesynchronizedwiththepositiveedge

of the REF clock input or the negative edge of REF.

• Power-down mode

• Lock indicator

• Available in VFQFPN package

TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.

INDUSTRIAL TEMPERATURE RANGE

JUNE 2004

2004 Integrated Device Technology, Inc.

DSC - 6505/13

12 3 4 5 6 7...36

中文翻译

下载PDF

与IDT5T9891NLI相关器件

型号	品牌	获取价格	描述	数据表
IDT5T9891NLI8	IDT	获取价格	PLL Based Clock Driver, 5T Series, 5 True Output(s), 0 Inverted Output(s), PQCC68, PLASTIC
IDT5T9950APFGI	IDT	获取价格	PLL Based Clock Driver, 5T Series, 8 True Output(s), 0 Inverted Output(s), PQFP32, LEAD FR
IDT5T9950APFGI8	IDT	获取价格	PLL Based Clock Driver, 5T Series, 8 True Output(s), 0 Inverted Output(s), PQFP32, LEAD FR
IDT5T9955BFGI	IDT	获取价格	PLL Based Clock Driver, 5T Series, 8 True Output(s), 0 Inverted Output(s), PBGA96, GREEN,
IDT5T9955BFI	IDT	获取价格	PLL Based Clock Driver, 5T Series, 8 True Output(s), 0 Inverted Output(s), PBGA96, FBGA-96
IDT5T995APFI8	IDT	获取价格	Clock Driver, PQFP44
IDT5T995PFGI8	IDT	获取价格	Clock Driver, PQFP44
IDT5V10007PGG	IDT	获取价格	Clock Generator, 27MHz, CMOS, PDSO16, 4.40 MM, 0.65 MM PITCH, ROHS COMPLIANT, TSSOP-16
IDT5V10007PGG8	IDT	获取价格	Clock Generator, 27MHz, CMOS, PDSO16, 4.40 MM, 0.65 MM PITCH, ROHS COMPLIANT, TSSOP-16
IDT5V19EE604	IDT	获取价格	EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

与IDT5T9891NLI相关文章

LTM4644/LTM4644-1：创新的四输出同步降压微模块调节器
2024-07-02

1
2N3500：一款多用途NPN硅晶体管的全面解析
2024-07-02

2
最详细资料解析：BA5917AFP参数说明、引脚说明
2024-07-02

2
MAX232IDR数据手册：产品特性、电气参数、替代型号推荐
2024-07-02

1

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT5T9891NLI

IDT5T9891NLI 技术参数

IDT5T9891NLI 数据手册

与IDT5T9891NLI相关器件

与IDT5T9891NLI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT5T9891NLI

IDT5T9891NLI 技术参数

IDT5T9891NLI 数据手册

与IDT5T9891NLI相关器件

与IDT5T9891NLI相关文章

您还可以找

您在本页遇到什么问题？