5秒后页面跳转
ICSSSTU32866YHT PDF预览

ICSSSTU32866YHT

更新时间: 2024-11-14 08:01:15
品牌 Logo 应用领域
艾迪悌 - IDT 逻辑集成电路触发器
页数 文件大小 规格书
13页 175K
描述
D Flip-Flop, SSTU Series, 1-Func, Positive Edge Triggered, 25-Bit, True Output, PBGA96

ICSSSTU32866YHT 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Active零件包装代码:BGA
包装说明:LFBGA,针数:96
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.24系列:SSTU
JESD-30 代码:R-PBGA-B96JESD-609代码:e0
长度:13.5 mm逻辑集成电路类型:D FLIP-FLOP
位数:25功能数量:1
端子数量:96最高工作温度:70 °C
最低工作温度:输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:LFBGA
封装形状:RECTANGULAR封装形式:GRID ARRAY, LOW PROFILE, FINE PITCH
峰值回流温度(摄氏度):NOT SPECIFIED传播延迟(tpd):3 ns
认证状态:Not Qualified座面最大高度:1.5 mm
最大供电电压 (Vsup):1.9 V最小供电电压 (Vsup):1.7 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
温度等级:COMMERCIAL端子面层:TIN LEAD
端子形式:BALL端子节距:0.8 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:5.5 mm
最小 fmax:270 MHz

ICSSSTU32866YHT 数据手册

 浏览型号ICSSSTU32866YHT的Datasheet PDF文件第2页浏览型号ICSSSTU32866YHT的Datasheet PDF文件第3页浏览型号ICSSSTU32866YHT的Datasheet PDF文件第4页浏览型号ICSSSTU32866YHT的Datasheet PDF文件第5页浏览型号ICSSSTU32866YHT的Datasheet PDF文件第6页浏览型号ICSSSTU32866YHT的Datasheet PDF文件第7页 
ICSSSTU32866  
Advance Information  
Integrated  
Circuit  
Systems,Inc.  
25-BitConfigurableRegisteredBuffer  
Pin Configuration  
Recommended Application:  
DDR2 Memory Modules  
1
2
3
4
5
6
Provides complete DDR DIMM logic solution with  
ICS97U877  
A
B
C
D
E
F
Product Features:  
25-bit 1:1 or 14-bit 1:2 configurable registered buffer  
with parity check functionality  
Supports SSTL_18 JEDEC specification on data  
inputs and outputs  
Supports LVCMOS switching levels on CSR# and  
RESET# inputs  
Low voltage operation  
VDD = 1.7V to 1.9V  
G
H
J
K
L
Available in 96 BGA package  
M
N
P
R
T
FunctionalityTruthTable  
Inputs  
Outputs  
QCS#  
Dn,  
DODT,  
DCKE  
QODT,  
QCKE  
RST#  
DCS#  
CSR#  
CK  
CK#  
Qn  
H
H
H
H
H
H
H
H
H
H
H
H
L
H
X
L
L
L
L
L
L
L
L
L
L
96 Ball BGA  
(Top View)  
H
H
Q
0
Q
0
Q
0
L or H  
L or H  
L or H  
L or H  
L or H  
L or H  
L
L
L
L
L
L
H
H
H
L
L
H
X
H
H
Q
0
Q
0
Q
0
L
L
L
H
H
H
L
L
L
H
H
H
X
H
H
Q
0
Q
0
Q
0
Q
0
H
H
L
L
H
H
H
H
Q
0
H
X
H
Q
0
Q
0
Q
0
H
H
L or H  
X or  
L or H  
X or  
X or  
X or  
X or  
L
L
L
L
Floating Floating Floating Floating Floating  
0850—08/27/03  
ADVANCE INFORMATION documents contain information on products in the formative or design phase development. Characteristic data and other specifications are design goals.  
ICS reserves the right to change or discontinue these products without notice. Third party brands and names are the property of their respective owners.  

与ICSSSTU32866YHT相关器件

型号 品牌 获取价格 描述 数据表
ICSSSTUA32864BHLFT IDT

获取价格

D Flip-Flop, SSTU Series, 1-Func, Positive Edge Triggered, 25-Bit, True Output, PBGA96, 5.
ICSSSTUA32864BHMLFT IDT

获取价格

D Flip-Flop, SSTU Series, 1-Func, Positive Edge Triggered, 25-Bit, True Output, PBGA96, 5
ICSSSTUA32866BHLFT IDT

获取价格

D Flip-Flop, SSTU Series, 1-Func, Positive Edge Triggered, 25-Bit, True Output, PBGA96, 5.
ICSSSTUA32866BHMLFT IDT

获取价格

D Flip-Flop, SSTU Series, 1-Func, Positive Edge Triggered, 25-Bit, True Output, PBGA96, 11
ICSSSTUA32866BHMT IDT

获取价格

D Flip-Flop, SSTU Series, 1-Func, Positive Edge Triggered, 25-Bit, True Output, PBGA96
ICSSSTUA32866BHT IDT

获取价格

D Flip-Flop, SSTU Series, 1-Func, Positive Edge Triggered, 25-Bit, True Output, PBGA96, 5.
ICSSSTUA32S869B ICSI

获取价格

14-Bit Configurable Registered Buffer for DDR2
ICSSSTUA32S869BH IDT

获取价格

Interface Circuit
ICSSSTUA32S869BH-T IDT

获取价格

Interface Circuit
ICSSSTUAF32865A IDT

获取价格

25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2