Datasheet > ICSSSTUAF32865A

ICSSSTUAF32865A

更新时间： 2024-09-25 04:01:39

品牌	Logo	应用领域
艾迪悌 - IDT		双倍数据速率
页数	文件大小	规格书
17页	423K
描述
25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ICSSSTUAF32865A 数据手册

DATASHEET

28-BIT 1:2 REGISTERED BUFFER WITH PARITY

IDT74SSTUBF32865A

The IDT74SSTUBF32865A includes a parity checking

function. The IDT74SSTUBF32865A accepts a parity bit

from the memory controller at its input pin PARIN,

compares it with the data received on the D-inputs and

indicates whether a parity error has occurred on its

open-drain PTYERR pin (active LOW).

Description

This 28-bit 1:2 registered buffer with parity is designed for

1.7V to 1.9V VDD operation.

All clock and data inputs are compatible with the JEDEC

standard for SSTL_18. The control inputs are LVCMOS. All

outputs are 1.8 V CMOS drivers that have been optimized

to drive the DDR2 DIMM load. The IDT74SSTUBF32865A

operates from a differential clock (CLK and CLK). Data are

registered at the crossing of CLK going high, and CLK

going low.

Features

• 28-bit 1:2 registered buffer with parity check functionality

• Supports SSTL_18 JEDEC specification on data inputs

The device supports low-power standby operation. When

the reset input (RESET) is low, the differential input

receivers are disabled, and undriven (floating) data, clock

and reference voltage (VREF) inputs are allowed. In

addition, when RESET is low all registers are reset, and all

outputs except PTYERR are forced low. The LVCMOS

RESET input must always be held at a valid logic high or

low level.

and outputs

• Supports LVCMOS switching levels on CSGateEN and

RESET inputs

• Low voltage operation: VDD = 1.7V to 1.9V

• Available in 160-ball LFBGA package

To ensure defined outputs from the register before a stable

clock has been supplied, RESET must be held in the low

state during power up.

Applications

• DDR2 Memory Modules

In the DDR2 RDIMM application, RESET is specified to be

completely asynchronous with respect to CLK and CLK.

Therefore, no timing relationship can be guaranteed

between the two. When entering reset, the register will be

cleared and the outputs will be driven low quickly, relative to

the time to disable the differential input receivers. However,

when coming out of reset, the register will become active

quickly, relative to the time to enable the differential input

receivers. As long as the data inputs are low, and the clock

is stable during the time from the low-to-high transition of

RESET until the input receivers are fully enabled, the

design of the IDT74SSTUBF32865A must ensure that the

outputs will remain low, thus ensuring no glitches on the

output.

• Provides complete DDR DIMM solution with

ICS98ULPA877A or IDTCSPUA877A

• Ideal for DDR2 400, 533, 667, and 800

The device monitors both DCS0 and DCS1 inputs and will

gate the Qn outputs from changing states when both DCS0

and DCS1 are high. If either DCS0 and DCS1 input is low,

the Qn outputs will function normally. The RESET input has

priority over the DCS0 and DCS1 control and will force the

Qn outputs low and the PTYERR output high. If the

DCS-control functionality is not desired, then the

CSGateEnable input can be hardwired to ground, in which

case, the setup-time requirement for DCS would be the

same as for the other D data inputs.

28-BIT 1:2 REGISTERED BUFFER WITH PARITY

IDT74SSTUBF32865A

7092/10

12 3 4 5 6 7...17

中文翻译

下载PDF

与ICSSSTUAF32865A相关器件

型号	品牌	获取价格	描述	数据表
ICSSSTUAF32865AHLF	IDT	获取价格	Bus Driver, PBGA160
ICSSSTUAF32865AHLFT	IDT	获取价格	25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
ICSSSTUAF32866B	IDT	获取价格	25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
ICSSSTUAF32866BHLF	IDT	获取价格	Bus Driver, PBGA96
ICSSSTUAF32866BHLFT	IDT	获取价格	25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
ICSSSTUAF32866C	IDT	获取价格	25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
ICSSSTUAF32866CHLF	IDT	获取价格	Bus Driver, CMOS, PBGA96
ICSSSTUAF32866CHLFT	IDT	获取价格	25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
ICSSSTUAF32868A	IDT	获取价格	28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
ICSSSTUAF32868AHLF	IDT	获取价格	Bus Driver, PBGA176

与ICSSSTUAF32865A相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

6
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

8
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

11
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

16

产品中心

服务支持

精选活动

关于我们

帮助中心

ICSSSTUAF32865A

ICSSSTUAF32865A 数据手册

与ICSSSTUAF32865A相关器件

与ICSSSTUAF32865A相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ICSSSTUAF32865A

ICSSSTUAF32865A 数据手册

与ICSSSTUAF32865A相关器件

与ICSSSTUAF32865A相关文章

您还可以找

您在本页遇到什么问题？