5秒后页面跳转
捷配首页

Datasheet > ICS8732AY-11LF
ICS8732AY-11LF PDF预览

ICS8732AY-11LF

更新时间： 2024-11-16 21:04:11
品牌 Logo 应用领域
艾迪悌 - IDT 驱动逻辑集成电路
页数 文件大小 规格书
15页 283K
描述
PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PQFP52, 10 X 10 MM, 1.40 MM HEIGHT, MS-026, LQFP-52

阅读下载

中文翻译

获取价格

ICS8732AY-11LF 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Active零件包装代码：QFP
包装说明：10 X 10 MM, 1.40 MM HEIGHT, MS-026, LQFP-52针数：52
Reach Compliance Code：compliantHTS代码：8542.39.00.01
风险等级：5.44输入调节：DIFFERENTIAL MUX
JESD-30 代码：S-PQFP-G52JESD-609代码：e3
长度：10 mm逻辑集成电路类型：PLL BASED CLOCK DRIVER
功能数量：1反相输出次数：
端子数量：52实输出次数：8
最高工作温度：70 °C最低工作温度：
封装主体材料：PLASTIC/EPOXY封装代码：LQFP
封装形状：SQUARE封装形式：FLATPACK, LOW PROFILE
峰值回流温度（摄氏度）：260认证状态：Not Qualified
座面最大高度：1.6 mm最大供电电压 (Vsup)：3.465 V
最小供电电压 (Vsup)：3.135 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES温度等级：COMMERCIAL
端子面层：MATTE TIN端子形式：GULL WING
端子节距：0.65 mm端子位置：QUAD
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：10 mm
Base Number Matches：1

ICS8732AY-11LF 数据手册

 浏览型号ICS8732AY-11LF的Datasheet PDF文件第2页浏览型号ICS8732AY-11LF的Datasheet PDF文件第3页浏览型号ICS8732AY-11LF的Datasheet PDF文件第4页浏览型号ICS8732AY-11LF的Datasheet PDF文件第5页浏览型号ICS8732AY-11LF的Datasheet PDF文件第6页浏览型号ICS8732AY-11LF的Datasheet PDF文件第7页 
PRELIMINARY  
ICS8732-11  
Integrated  
Circuit  
Systems, Inc.  
LOW  
V
OLTAGE, LOW  
S
KEW  
3.3V LVPECL CLOCK  
GENERATOR  
GENERAL DESCRIPTION  
Features  
• 10 differential 3.3V LVPECL outputs  
The ICS8732-11 is a low voltage, low skew,  
ICS  
3.3V LVPECL Clock Generator and a member of  
the HiPerClockS™ family of High Performance  
Clock Solutions from ICS. The ICS8732-11 has  
two selectable clock inputs. The CLK0, nCLK0  
• Selectable differential CLK0, nCLK0 or  
LVCMOS/LVTTL CLK1 inputs  
HiPerClockS™  
• CLK0, nCLK0 supports the following input types:  
LVPECL, LVDS, LVHSTL, SSTL, HCSL  
pair can accept most standard differential input levels.  
The single ended clock input accepts LVCMOS or LVTTL  
input levels.The ICS8732-11 has a fully integrated PLL along  
with frequency configurable outputs. An external feedback  
input and outputs regenerate clocks with “zero delay”.  
• CLK1 accepts the following input levels:  
LVCMOS or LVTTL  
• Maximum output frequency: 700MHz  
• VCO range: 250MHz to 700MHz  
The ICS8732-11 has multiple divide select pins for each bank  
of outputs along with 3 independent feedback divide select  
pins allowing the ICS8732-11 to function both as a frequency  
multiplier and divider. The PLL_SEL input can be used  
to bypass the PLL for test and system debug purposes.  
In bypass mode, the input clock is routed around the PLL  
and into the internal output dividers.  
• External feedback for “zero delay” clock regeneration  
with configurable frequencies  
• Cycle-to-cycle jitter: CLK, nCLK -TBD  
CLK1 - TBD  
• Output skew: TBD  
• Static phase offset: TBD  
• Industrial temperature information available upon request  
BLOCK DIAGRAM  
PIN ASSIGNMENT  
CLK_SEL  
CLK0  
0
QA0  
nCLK0  
CLK1  
0
1
÷1 ÷2 ÷4 ÷6  
÷1 ÷2 ÷4 ÷8  
nQA0  
52 51 50 49 48 47 46 45 44 43 42 41 40  
1
PLL  
VCCO  
QA0  
1
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
VCCO  
nQB3  
QB3  
nQB2  
QB2  
VEE  
QA1  
nQA1  
2
FB_IN  
÷4 ÷6 ÷8 ÷10  
nFB_IN  
÷8 ÷12 ÷16 ÷20  
nQA0  
QA1  
QA2  
nQA2  
3
4
QA3  
nQA3  
nQA1  
VEE  
5
PLL_SEL  
6
PLL_SEL  
VCCO  
QA2  
7
QB0  
MR  
ICS8732-11  
DIV_SELA0  
DIV_SELA1  
DIV_SELB0  
DIV_SELB1  
FBDIV_SEL0  
FBDIV_SEL1  
FBDIV_SEL2  
nQB0  
8
VCCO  
nQB1  
QB1  
nQB0  
QB0  
VEE  
QB1  
nQB1  
9
nQA2  
QA3  
10  
11  
12  
13  
QB2  
nQB2  
nQA3  
VEE  
QB3  
nQB3  
14 15 16 17 18 19 20 21 22 23 24 25 26  
QFB0  
nQFB0  
QFB1  
nQFB1  
52-Lead LQFP  
10mm x 10mm x 1.4mm package body  
Y package  
MR  
TopView  
The Preliminary Information presented herein represents a product in prototyping or pre-production.The noted characteristics are based on initial  
product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.  
8732AY-11  
www.icst.com/products/hiperclocks.html  
REV. A MARCH 3, 2004  
1
1234567...15

中文翻译

下载PDF

与ICS8732AY-11LF相关器件

型号 品牌 获取价格 描述 数据表
ICS8732AY-11LFT IDT

获取价格

 		PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PQFP52, 10 X 10 MM, 1.40 M
ICS8732AY-11T IDT

获取价格

 		PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PQFP52, 10 X 10 MM, 1.40 M
ICS8732AYI-01 IDT

获取价格

 		暂无描述
ICS8732AYI-01LF IDT

获取价格

 		PLL Based Clock Driver, 8732 Series, 8 True Output(s), 0 Inverted Output(s), PQFP52, 10 X
ICS8732AYI-01LFT IDT

获取价格

 		PLL Based Clock Driver, 8732 Series, 8 True Output(s), 0 Inverted Output(s), PQFP52, 10 X
ICS8732AYI-01T IDT

获取价格

 		PLL Based Clock Driver, 8732 Series, 8 True Output(s), 0 Inverted Output(s), PQFP52, 10 X
ICS87332AMI-01 IDT

获取价格

 		Low Skew Clock Driver, 87332 Series, 1 True Output(s), 0 Inverted Output(s), PDSO8, 3.90 X
ICS87332AMI-01LF IDT

获取价格

 		Low Skew Clock Driver, 87332 Series, 1 True Output(s), 0 Inverted Output(s), PDSO8, 3.90 X
ICS87332AMI-01LFT IDT

获取价格

 		Low Skew Clock Driver, 87332 Series, 1 True Output(s), 0 Inverted Output(s), PDSO8, 3.90 X
ICS87332AMI-01T IDT

获取价格

 		Low Skew Clock Driver, 87332 Series, 1 True Output(s), 0 Inverted Output(s), PDSO8, 3.90 X

与ICS8732AY-11LF相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证