Datasheet > ICS87339AM-01

ICS87339AM-01

更新时间： 2024-11-17 04:27:35

品牌	Logo	应用领域
艾迪悌 - IDT		光电二极管
页数	文件大小	规格书
16页	214K
描述
Low Skew Clock Driver, 87339 Series, 4 True Output(s), 0 Inverted Output(s), PDSO20, 7.50 X 12.80 MM, 2.25 MM HEIGHT, MS-013, SOIC-20

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ICS87339AM-01 数据手册

ICS87339-01

LOW SKEW, ÷2/4,÷4/6,

DIFFERENTIAL-TO-3.3V LVPECL / ECL CLOCK GENERATOR

GENERAL DESCRIPTION

FEATURES

The ICS87339-01 is a low skew, high performance • Two divide by 2/4 differential 3.3V LVPECL outputs;

Differential-to-3.3V LVPECL / ECL Clock Generator/Divider.

The ICS87339-01 has one differential clock input pair. The

CLK, nCLK pair can accept most standard differential input

levels. The clock enable isinternally synchronized to

eliminate runt pulses on theoutputs during asynchronous

assertion/deassertion of the clock enable pin.

two divide by 4/6 differential 3.3V LVPECL outputs

• One differential CLK, nCLK input pair

• CLK, nCLK pair can accept the following differential

input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL

• Maximum input frequency: 1GHz

Guaranteed output and part-to-part skew characteristics

make the ICS87339-01 ideal for clock distribution applications

demanding well defined performance and repeatability.

• Translates any single ended input signal (LVCMOS, LVTTL,

GTL) to LVPECL levels with resistor bias on nCLK input

• Output skew: 35ps (maximum)

• Part-to-part skew: 385ps (maximum)

• Bank skew: Bank A - 30ps (maximum)

Bank B - 25ps (maximum)

• Propagation delay: 2.1ns (maximum)

• LVPECL mode operating voltage supply range:

V_CC= 3V to 3.6V, V_EE= 0V

• ECL mode operating voltage supply range:

V_CC= 0V, V_EE= -3.6V to -3V

• 0°C to 70°C ambient operating temperature

• Industrial temperature information available upon request

• Available in both standard and lead-free RoHS compliant

packages

BLOCK DIAGRAM

PIN ASSIGNMENT

DIV_SELA

VCC

nCLK_EN

DIV_SELB

CLK

nCLK

RESERVED

V^CC

DIV_SELA

V^CC

QA0

nQA0

QA0

nQA0

QA1

nQA1

QB0

nQB0

QB1

nQB1

V^EE

nCLK_EN

÷2, ÷4

QA1

nQA1

CLK

nCLK

QB0

nQB0

ICS87339-01

20-Lead SOIC, M Package

7.5mm x 12.8mm x 2.25

package body

÷4, ÷6

QB1

nQB1

Top View

DIV_SELB

87339AM-01

www.idt.com

REV. B AUGUST 2, 2010

12 3 4 5 6 7...16

中文翻译

下载PDF

与ICS87339AM-01相关器件

型号	品牌	获取价格	描述	数据表
ICS87339AM-01LF	IDT	获取价格	Low Skew Clock Driver, 87339 Series, 4 True Output(s), 0 Inverted Output(s), PDSO20, 7.50
ICS87339AM-01LFT	IDT	获取价格	Low Skew Clock Driver, 87339 Series, 4 True Output(s), 0 Inverted Output(s), PDSO20, 7.50
ICS87339AM-11	IDT	获取价格	Low Skew Clock Driver, 4 True Output(s), 0 Inverted Output(s), PDSO20, 7.50 X 12.80 MM, 2.
ICS87339AM-11LF	IDT	获取价格	Low Skew Clock Driver, 4 True Output(s), 0 Inverted Output(s), PDSO20, 7.50 X 12.80 MM, 2.
ICS87339AM-11LFT	IDT	获取价格	Low Skew Clock Driver, 4 True Output(s), 0 Inverted Output(s), PDSO20, 7.50 X 12.80 MM, 2.
ICS87339AMI-11LF	IDT	获取价格	Low Skew Clock Driver, 87339 Series, 4 True Output(s), 0 Inverted Output(s), PDSO20, 7.50
ICS87339AMI-11LFT	IDT	获取价格	Low Skew Clock Driver, 87339 Series, 4 True Output(s), 0 Inverted Output(s), PDSO20, 7.50
ICS8733BY-01	IDT	获取价格	PLL Based Clock Driver, 2 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS8733BY-01LFT	IDT	获取价格	PLL Based Clock Driver, 2 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS8733BY-01T	IDT	获取价格	PLL Based Clock Driver, 2 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM

与ICS87339AM-01相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

15
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

8
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

36
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

31

产品中心

服务支持

精选活动

关于我们

帮助中心

ICS87339AM-01

ICS87339AM-01 数据手册

与ICS87339AM-01相关器件

与ICS87339AM-01相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ICS87339AM-01

ICS87339AM-01 数据手册

与ICS87339AM-01相关器件

与ICS87339AM-01相关文章

您还可以找

您在本页遇到什么问题？