Datasheet > ICS570AT

ICS570AT

更新时间： 2024-09-16 22:22:47

品牌	Logo	应用领域
矽成 - ICSI		/
页数	文件大小	规格书
6页	89K
描述
Multiplier and Zero Delay Buffer

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ICS570AT 数据手册

ICS570A

Multiplier and Zero Delay Buffer

Description

Features

The ICS570A is a high performance Zero Delay

Buffer (ZDB) which integrates ICS’ proprietary

analog/digital Phase Locked Loop (PLL) techniques.

ICS introduced the world standard for these devices

in 1992 with the debut of the AV9170. The

ICS570A, part of ICS’ ClockBlocks™ family, was

designed as a performance upgrade to meet today’s

higher speed and lower voltage requirements. The

zero delay feature means that the rising edge of the

input clock aligns with the rising edges of both

outputs, giving the appearance of no delay through

the device. There are two outputs on the chip, one

being a low-skew divide by two of the other. The chip

has an all-chip power down/tri-state mode that stops

the internal PLL and puts both outputs into the high

impedance state.

• Packaged in 8 pin SOIC.

• Pin-for-pin replacement and upgrade to ICS570

• Functional equivalent to AV9170 (not a pin-

for-pin replacement).

• Low input to output skew of 500 ps max.

• Low skew (250 ps) outputs. One is ÷ 2 of other.

• Ability to choose between 14 different

multipliers from 0.5X to 32X.

• Input clock frequency up to 150 MHz at 3.3V.

• Can recover poor input clock duty cycle.

• Output clock duty cycle of 45/55.

• Power Down and Tri-State Mode.

• Full CMOS clock swings with 25mA drive

capability at TTL levels.

The chip is ideal for synchronizing outputs in a large

variety of systems, from personal computers to data

communications to video. By allowing off-chip

feedback paths, the ICS570A can eliminate the delay

through other devices.

• Advanced, low power CMOS process.

• Operating voltage of 3.0 to 5.5 V.

• Industrial temperature version available

The ICS570A was done to improve jitter from the

original ICS570, and so it is recommended for all new

designs.

Block Diagram

Voltage

Output

ICLK

S1, S0

Phase

Detector,

Charge

Pump, and

Loop Filter

CLK

Controlled

Oscillator

Buffer

÷2

divide by

Output

Buffer

FBIN

CLK/2

External feedback can come from CLK or CLK/2 (see table on page 2).

MDS 570A C

Revision 102700

Printed 11/14/00

Integrated Circuit Systems, Inc .• 525 Race Street • San Jose • CA •95126• (408)295-9800tel •www.icst.com

12 3 4 5 6

中文翻译

下载PDF

与ICS570AT相关器件

型号	品牌	获取价格	描述	数据表
ICS570B	ICSI	获取价格	Multiplier and Zero Delay Buffer
ICS570BI	ICSI	获取价格	Multiplier and Zero Delay Buffer
ICS570BILF	ICSI	获取价格	Multiplier and Zero Delay Buffer
ICS570BILFT	ICSI	获取价格	Multiplier and Zero Delay Buffer
ICS570BIT	ICSI	获取价格	Multiplier and Zero Delay Buffer
ICS570BLF	ICSI	获取价格	Multiplier and Zero Delay Buffer
ICS570BLFT	ICSI	获取价格	Multiplier and Zero Delay Buffer
ICS570BM	IDT	获取价格	Clock Driver
ICS570BMI	IDT	获取价格	Clock Driver
ICS570BMIT	IDT	获取价格	Clock Driver