5秒后页面跳转
ICS571M PDF预览

ICS571M

更新时间: 2024-09-17 21:14:07
品牌 Logo 应用领域
ICT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
4页 1926K
描述
PLL Based Clock Driver, 571 Series, 2 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, SOIC-8

ICS571M 技术参数

生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP,针数:8
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.82Is Samacsys:N
系列:571输入调节:STANDARD
JESD-30 代码:R-PDSO-G8长度:4.89 mm
逻辑集成电路类型:PLL BASED CLOCK DRIVER功能数量:1
反相输出次数:端子数量:8
实输出次数:2最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.85 ns座面最大高度:1.7272 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL宽度:3.937 mm
Base Number Matches:1

ICS571M 数据手册

 浏览型号ICS571M的Datasheet PDF文件第2页浏览型号ICS571M的Datasheet PDF文件第3页浏览型号ICS571M的Datasheet PDF文件第4页 
ICS571  
Low Phase Noise Zero Delay Buffer  
Description  
Features  
• Packaged in 8 pin SOIC (Pb free available)  
• Can function as low phase noise x2 multiplier.  
• Low skew outputs. One is ÷2 of other.  
• Input clock frequency up to 160 MHz at 3.3V.  
• Phase noise of better than -100 dBc/Hz from  
1kHz to 1MHz offset from carrier  
The ICS571 is a high speed, high output drive, low  
phase noise Zero Delay Buffer (ZDB) which  
integrates ICS’ proprietary analog/digital Phase  
Locked Loop (PLL) techniques. ICS introduced  
the world standard for these devices in 1992 with  
the debut of the AV9170, and updated that with  
the ICS570. The ICS571, part of ICS’  
ClockBlocksfamily, was designed to operate at  
higher frequencies, with faster rise and fall times,  
and with lower phase noise. The zero delay feature  
means that the rising edge of the input clock aligns  
with the rising edges of both outputs, giving the  
appearance of no delay through the device. There  
are two outputs on the chip, one being a low-skew  
divide by two of the other.  
• Can recover poor input clock duty cycle.  
• Output clock duty cycle of 45/55 at 3.3V.  
High drive strength for >100 MHz outputs.  
• Full CMOS clock swings with 25mA drive  
capability at TTL levels.  
• Advanced, low power CMOS process.  
• Operating voltages of 3.0 to 5.5 V.  
The chip is ideal for synchronizing outputs in a  
large variety of systems, from personal computers  
to data communications to video. By allowing off-  
chip feedback paths, the ICS571 can eliminate the  
delay through other devices. The use of dividers in  
the feedback path will enable the part to multiply  
by more than two.  
Block Diagram  
Voltage  
Output  
Phase  
Detector,  
Charge  
Pump, and  
Loop Filter  
ICLK  
FBIN  
CLK  
Controlled  
Oscillator  
Buffer  
÷2  
Output  
Buffer  
CLK/2  
External feedback can come from CLK or CLK/2 (see table on page 2).  
MDS 571 F  
1
Revision 062006  
Printed 06/20/06  
Integrated Circuit Systems, Inc.•525 Race Street•San Jose•CA•95126•(408)297-1201tel•(408)295-9818fax  

与ICS571M相关器件

型号 品牌 获取价格 描述 数据表
ICS571MLF IDT

获取价格

PLL Based Clock Driver, 571 Series, 2 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0
ICS571MLF ICT

获取价格

PLL Based Clock Driver, 571 Series, 2 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, L
ICS571MLFT IDT

获取价格

PLL Based Clock Driver, 571 Series, 2 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, L
ICS571MT ICSI

获取价格

Low Phase Noise Zero Delay Buffer
ICS571MT ICT

获取价格

PLL Based Clock Driver, 571 Series, 2 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, S
ICS574 ICSI

获取价格

Zero Delay, Low Skew Buffer
ICS574M ICSI

获取价格

Zero Delay, Low Skew Buffer
ICS574MI IDT

获取价格

PLL Based Clock Driver, 574 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, S
ICS574MILF IDT

获取价格

PLL Based Clock Driver, 574 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, L
ICS574MILFT IDT

获取价格

PLL Based Clock Driver, 574 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, L