Datasheet > ICS570BT

ICS570BT

更新时间： 2024-09-16 22:22:47

品牌	Logo	应用领域
矽成 - ICSI		/
页数	文件大小	规格书
6页	99K
描述
Multiplier and Zero Delay Buffer

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ICS570BT 数据手册

PRELIMINARY INFORMATION

ICS570B

Multiplier and Zero Delay Buffer

Description

Features

• Packaged in 8 pin SOIC.

The ICS570B is a high performance Zero Delay Buffer

(ZDB) which integrates ICS’ proprietary analog/digital

Phase Locked Loop (PLL) techniques. The ICS570B,

part of ICS’ ClockBlocks™ family, was designed as a

performance upgrade to meet today’s higher speed and

lower voltage requirements. The zero delay feature

means that the rising edge of the input clock aligns with

the rising edges of both outputs, giving the appearance

of no delay through the device. There are two outputs on

the chip, one being a low-skew divide by two of the other.

The device incorporates an all-chip power down/tri-state

mode that stops the internal PLL and puts both outputs

into a high impedance state.

• Pin-for-pin replacement and upgrade to

ICS570/ICS570A

• Functional equivalent to AV9170 (not a pin-

for-pin replacement).

• Low input to output skew of 300 ps max (>60 MHz

outputs).

• Low skew (100 ps) outputs.

• Ability to choose between 14 different

multipliers from 0.5X to 32X.

• Input clock frequency up to 150 MHz at 3.3V.

• Can recover degraded input clock duty cycle.

• Output clock duty cycle of 45/55.

• Power Down and Tri-State Mode.

• Full CMOS clock swings with 25mA drive

capability at TTL levels.

The ICS570B is ideal for synchronizing outputs in a large

variety of systems, from personal computers to data

communications to graphics/video. By allowing off-chip

feedback paths, the device can eliminate the delay

through other devices.

The ICS570B was done to improve input to output jitter

from the original ICS570M and ICS570A verisons, and is

recommended for all new 3.3 V only designs.

• Advanced, low power CMOS process.

• Operating voltage of 3.3 V (±5%).

• Industrial temperature version available

For 5V applications, use the ICS570A.

Block Diagram

Voltage

Output

ICLK

Phase

Detector,

Charge

Controlled

Oscillator

CLK

Buffer

S1, S0

Pump, and

Loop Filter

÷2

divide by N

Output

Buffer

FBIN

CLK/2

External feedback can come from CLK or CLK/2 (see table on page 2).

MDS 570B A

Revision 053001

Integrated Circuit Systems, Inc . • 525 Race Street • San Jose • CA • 95126 • (408)295-9800tel • www.icst.com

12 3 4 5 6

中文翻译

下载PDF

与ICS570BT相关器件

型号	品牌	获取价格	描述	数据表
ICS570GI-01LF	IDT	获取价格	MULTIPLIER AND ZERO DELAY BUFFER
ICS570GI-01LFT	IDT	获取价格	MULTIPLIER AND ZERO DELAY BUFFER
ICS570M	ICSI	获取价格	Multiplier and Zero Delay Buffer
ICS570MI	ICSI	获取价格	Multiplier and Zero Delay Buffer
ICS570MIT	ICSI	获取价格	Multiplier and Zero Delay Buffer
ICS570MLF	IDT	获取价格	PLL Based Clock Driver, 570 Series, 2 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0
ICS570MLFT	IDT	获取价格	PLL Based Clock Driver, 570 Series, 2 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0
ICS570MT	ICSI	获取价格	Multiplier and Zero Delay Buffer
ICS571	ICSI	获取价格	Low Phase Noise Zero Delay Buffer
ICS571M	ICSI	获取价格	Low Phase Noise Zero Delay Buffer