Datasheet > ICS570BMIT

ICS570BMIT

更新时间： 2024-09-17 14:42:43

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
9页	198K
描述
Clock Driver

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

ICS570BMIT 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
Reach Compliance Code：	unknown	风险等级：	5.92
Base Number Matches：	1

ICS570BMIT 数据手册

ICS570

Multiplier and Zero Delay Buffer

Description

Features

The ICS570 is a high-performance Zero Delay Buffer

(ZDB) which integrates ICS’ proprietary analog/digital

Phase Locked Loop (PLL) techniques. The A version is

recommended for 5 V designs and the B version for

3.3 V designs. The chip is part of ICS’ ClockBlocks

family, and was designed as a performance upgrade to

meet today’s higher speed and lower voltage

requirements. The zero delay feature means that the

rising edge of the input clock aligns with the rising

edges of both output clocks, giving the appearance of

no delay through the device. There are two outputs on

the chip, one being a low-skew divide by two of the

other output. The device incorporates an all-chip power

down/tri-state mode that stops the internal PLL and

puts both outputs into a high impedance state.

• 8-pin SOIC package

• Available in Pb (lead) free package (A and B versions

only)

• Pin-for-pin replacement and upgrade to ICS570M

• Functional equivalent to AV9170 (not a pin-for-pin

replacement)

• Low input to output skew of 300 ps max (>60 MHz

outputs)

• Ability to choose between 14 different multipliers

from 0.5x to 32x

• Output clock frequency up to 168 MHz at 3.3 V

• Can recover degraded input clock duty cycle

• Output clock duty cycle of 45/55

• Power Down and Tri-State Mode

• Passes spread spectrum clock modulation

The ICS570 is ideal for synchronizing outputs in a large

variety of systems, from personal computers to data

communications to graphics/video. By allowing off-chip

feedback paths, the device can eliminate the delay

through other devices.

• Full CMOS clock swings with 25 mA drive capability

at TTL levels

• Advanced, low power CMOS process

• ICS570B has an operating voltage of 3.3 V ( 5%)

• ICS570A has an operating voltage of 5.0 V ( 5%)

• Industrial temperature version available

The ICS570 A and B versions were designed to

improve input to output jitter from the original ICS570M

version, and are recommended for all new designs.

Block Diagram

ICLK

S1:0

Phase

Detector,

Charge

Pum p,

VCO

CLK

and Loop

Filter

CLK2

divide

by N

FBIN

External feedback can com e from CLK or CLK/2 (see table on page 2)

MDS 570 H

Revision 010605

Integrated Circuit Systems, Inc. ● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com

12 3 4 5 6 7...9

中文翻译

下载PDF

与ICS570BMIT相关器件

型号	品牌	获取价格	描述	数据表
ICS570BMLFT	IDT	获取价格	Clock Driver
ICS570BT	ICSI	获取价格	Multiplier and Zero Delay Buffer
ICS570GI-01LF	IDT	获取价格	MULTIPLIER AND ZERO DELAY BUFFER
ICS570GI-01LFT	IDT	获取价格	MULTIPLIER AND ZERO DELAY BUFFER
ICS570M	ICSI	获取价格	Multiplier and Zero Delay Buffer
ICS570MI	ICSI	获取价格	Multiplier and Zero Delay Buffer
ICS570MIT	ICSI	获取价格	Multiplier and Zero Delay Buffer
ICS570MLF	IDT	获取价格	PLL Based Clock Driver, 570 Series, 2 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0
ICS570MLFT	IDT	获取价格	PLL Based Clock Driver, 570 Series, 2 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0
ICS570MT	ICSI	获取价格	Multiplier and Zero Delay Buffer

与ICS570BMIT相关文章

摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

14
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

13
SL74HC10N：高性能三输入与非门解析
2024-09-03

93
AIC1781A 电池充电控制器深度解析
2024-09-03

82

产品中心

服务支持

精选活动

关于我们

帮助中心

ICS570BMIT

ICS570BMIT 技术参数

ICS570BMIT 数据手册

与ICS570BMIT相关器件

与ICS570BMIT相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ICS570BMIT

ICS570BMIT 技术参数

ICS570BMIT 数据手册

与ICS570BMIT相关器件

与ICS570BMIT相关文章

您还可以找

您在本页遇到什么问题？