HM-6518/883
1024 x 1 CMOS RAM
March 1997
Features
Description
• This Circuit is Processed in Accordance to MIL-STD-
883 and is Fully Conformant Under the Provisions of
Paragraph 1.2.1.
The HM-6518/883 is a 1024 x 1 static CMOS RAM
fabricated using self-aligned silicon gate technology.
Synchronous circuit design techniques are employed to
achieve high performance and low power operation.
• Low Power Standby. . . . . . . . . . . . . . . . . . . . 50µW Max
• Low Power Operation . . . . . . . . . . . . . 20mW/MHz Max
• Fast Access Time. . . . . . . . . . . . . . . . . . . . . . 180ns Max
• Data Retention . . . . . . . . . . . . . . . . . . . . . . . .at 2.0V Min
• TTL Compatible Input/Output
On chip latches are provided for address and data outputs
allowing efficient interfacing with microprocessor systems.
The data output buffers can be forced to a high impedance
state for use in expanded memory arrays.
The HM-6518/883 is a fully static RAM and may be
maintained in any state for an indefinite period of time. Data
retention supply voltage and supply current are guaranteed
over temperature.
• High Output Drive - 2 TTL Loads
• High Noise Immunity
Ordering Information
• On-Chip Address Register
PART
NUMBER
• Two-Chip Selects for Easy Array Expansion
• Three-State Output
PACKAGE
TEMP. RANGE
PKG. NO.
o
o
CERDIP
-55 C to +125 C HM1-6518/883
F18.3
Pinout
HM-6518/883
(CERDIP)
TOP VIEW
S1
E
1
2
3
4
5
6
7
8
9
18 VCC
17 S2
A0
A1
A2
A3
A4
Q
16
15
D
W
14 A9
13 A8
12 A7
11 A6
10 A5
GND
PIN
DESCRIPTION
Address Input
Chip Enable
Write Enable
Chip Select
A
E
W
S
D
Q
Data Input
Data Output
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
File Number 2986.1
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999
6-85