HD74LS75

更新时间： 2024-09-16 05:35:15

品牌	Logo	应用领域
瑞萨 - RENESAS		锁存器
页数	文件大小	规格书
6页	86K
描述
Quadruple Bistable Latches

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

HD74LS75 数据手册

HD74LS75

Quadruple Bistable Latches

REJ03D0416-0300

Rev.3.00

May 10, 2006

The HD74LS75 is ideally suited for use as temporary storage for binary information between processing units and

input / output or indicator units. Information present at a data (D) input is transferred to the Q output when the enable

(G) is high and the Q output will follow the data input as long as the enable remains high. When the enable goes low,

the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the

enable is permitted to go high. This device features complementary Q and Q outputs from a 4-bit latch.

Features

•

Ordering Information

Package Code

(Previous Code)

Package

Abbreviation

Taping Abbreviation

(Quantity)

Part Name

Package Type

DILP-16 pin

PRDP0016AE-B

(DP-16FV)

HD74LS75P

HD74LS75FPEL

—

PRSP0016DH-B

(FP-16DAV)

SOP-16 pin (JEITA)

EL (2,000 pcs/reel)

Note: Please consult the sales office for the above package availability.

Pin Arrangement

Enable 3-4

V_CC

Enable 1-2

GND

(Top view)

Rev.3.00, May 10, 2006, page 1 of 5

12 3 4 5 6

中文翻译

下载PDF

与HD74LS75相关器件

型号	品牌	获取价格	描述	数据表
HD74LS75FPEL	RENESAS	获取价格	Quadruple Bistable Latches
HD74LS75FP-EL	HITACHI	获取价格	暂无描述
HD74LS75FP-EL	RENESAS	获取价格	LS SERIES, D LATCH, PDSO16, FP-16DA
HD74LS75P	RENESAS	获取价格	Quadruple Bistable Latches
HD74LS75RP-EL	HITACHI	获取价格	D Latch, LS Series, 2-Func, High Level Triggered, 2-Bit, Complementary Output, TTL, PDSO16
HD74LS76	HITACHI	获取价格	Dual J-K Flip-Flop(with Preset and Clear)
HD74LS76A	HITACHI	获取价格	Dual J-K Flip-Flop(with Preset and Clear)
HD74LS76A	RENESAS	获取价格	Dual J-K Flip-Flops (with Preset and Clear)
HD74LS76AFP	ETC	获取价格	FLIP-FLOP\|DUAL\|J/K TYPE\|LS-TTL\|SOP\|16PIN\|PLASTIC
HD74LS76AFP-EL	HITACHI	获取价格	暂无描述