5秒后页面跳转
HD74LS75P PDF预览

HD74LS75P

更新时间: 2024-09-16 05:35:15
品牌 Logo 应用领域
瑞萨 - RENESAS 触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
6页 86K
描述
Quadruple Bistable Latches

HD74LS75P 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP, DIP16,.3
针数:16Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.12
Is Samacsys:N系列:LS
JESD-30 代码:R-PDIP-T16长度:19.2 mm
逻辑集成电路类型:D LATCH最大I(ol):0.008 A
湿度敏感等级:1位数:2
功能数量:2端子数量:16
最高工作温度:75 °C最低工作温度:-20 °C
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP16,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
最大电源电流(ICC):12 mAProp。Delay @ Nom-Sup:27 ns
传播延迟(tpd):30 ns认证状态:Not Qualified
座面最大高度:5.06 mm子类别:FF/Latches
最大供电电压 (Vsup):5.25 V最小供电电压 (Vsup):4.75 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:TTL温度等级:COMMERCIAL EXTENDED
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:HIGH LEVEL宽度:7.62 mm
Base Number Matches:1

HD74LS75P 数据手册

 浏览型号HD74LS75P的Datasheet PDF文件第2页浏览型号HD74LS75P的Datasheet PDF文件第3页浏览型号HD74LS75P的Datasheet PDF文件第4页浏览型号HD74LS75P的Datasheet PDF文件第5页浏览型号HD74LS75P的Datasheet PDF文件第6页 
HD74LS75  
Quadruple Bistable Latches  
REJ03D0416-0300  
Rev.3.00  
May 10, 2006  
The HD74LS75 is ideally suited for use as temporary storage for binary information between processing units and  
input / output or indicator units. Information present at a data (D) input is transferred to the Q output when the enable  
(G) is high and the Q output will follow the data input as long as the enable remains high. When the enable goes low,  
the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the  
enable is permitted to go high. This device features complementary Q and Q outputs from a 4-bit latch.  
Features  
Ordering Information  
Package Code  
(Previous Code)  
Package  
Abbreviation  
Taping Abbreviation  
(Quantity)  
Part Name  
Package Type  
DILP-16 pin  
PRDP0016AE-B  
(DP-16FV)  
HD74LS75P  
HD74LS75FPEL  
P
PRSP0016DH-B  
(FP-16DAV)  
SOP-16 pin (JEITA)  
FP  
EL (2,000 pcs/reel)  
Note: Please consult the sales office for the above package availability.  
Pin Arrangement  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
1Q  
1Q  
Q
D
Q
1D  
2Q  
G
G
2D  
Enable 3-4  
VCC  
2Q  
D
Q
Q
Q
Enable 1-2  
GND  
3Q  
Q
D
G
G
3D  
4D  
3Q  
D
Q
Q
4Q  
4Q  
(Top view)  
Rev.3.00, May 10, 2006, page 1 of 5  

HD74LS75P 替代型号

型号 品牌 替代类型 描述 数据表
SN74LS75N MOTOROLA

功能相似

4-BIT D LATCH
SN74LS75N TI

功能相似

4-BIT BISTABLE LATCHES

与HD74LS75P相关器件

型号 品牌 获取价格 描述 数据表
HD74LS75RP-EL HITACHI

获取价格

D Latch, LS Series, 2-Func, High Level Triggered, 2-Bit, Complementary Output, TTL, PDSO16
HD74LS76 HITACHI

获取价格

Dual J-K Flip-Flop(with Preset and Clear)
HD74LS76A HITACHI

获取价格

Dual J-K Flip-Flop(with Preset and Clear)
HD74LS76A RENESAS

获取价格

Dual J-K Flip-Flops (with Preset and Clear)
HD74LS76AFP ETC

获取价格

FLIP-FLOP|DUAL|J/K TYPE|LS-TTL|SOP|16PIN|PLASTIC
HD74LS76AFP-EL HITACHI

获取价格

暂无描述
HD74LS76AP RENESAS

获取价格

Dual J-K Flip-Flops (with Preset and Clear)
HD74LS76AP-E RENESAS

获取价格

LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16, 6.30
HD74LS76ARP RENESAS

获取价格

LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, FP-16
HD74LS76ARPEL RENESAS

获取价格

Dual J-K Flip-Flops (with Preset and Clear)