Datasheet > GVT71128D32T-6

GVT71128D32T-6

更新时间： 2024-10-28 23:14:55

品牌	Logo	应用领域
其他 - ETC		静态存储器
页数	文件大小	规格书
13页	59K
描述
128K X 32 SYNCHRONOUS BURST SRAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

GVT71128D32T-6 数据手册

GVT71128D32

128K X 32 SYNCHRONOUS BURST SRAM

GALVANTECH

SYNCHRONOUS

BURST SRAM

PIPELINED OUTPUT

128K x 32 SRAM

+3.3V SUPPLY, PIPELINED, SINGLE

CYCLE DESELECT, BURST COUNTER

FEATURES

GENERAL DESCRIPTION

•

Fast access times: 4.8, 5, 6, and 7ns

The Galvantech Synchronous Burst SRAM family

employs high-speed, low power CMOS designs using

advanced triple-layer polysilicon, double-layer metal

technology. Each memory cell consists of four transistors and

two high valued resistors.

The GVT71128D32 SRAM integrates 131,072x32

SRAM cells with advanced synchronous peripheral circuitry

and a 2-bit counter for internal burst operation. All

synchronous inputs are gated by registers controlled by a

positive-edge-triggered clock input (CLK). The synchronous

inputs include all addresses, all data inputs, address-pipelining

chip enable (CE#), depth-expansion chip enables (CE2# and

CE2), burst control inputs (ADSC#, ADSP#, and ADV#),

write enables (BW1#, BW2#, BW3#, BW4#,and BWE#), and

global write (GW#).

Asynchronous inputs include the output enable (OE#)

and burst mode control (MODE). The data outputs (Q),

enabled by OE#, are also asynchronous.

Addresses and chip enables are registered with either

address status processor (ADSP#) or address status controller

(ADSC#) input pins. Subsequent burst addresses can be

internally generated as controlled by the burst advance pin

(ADV#).

Fast clock speed: 100, 83, and 66MHz

Provide high performance 3-1-1-1 access rate

Fast OE# access times: 5, 6, and 7ns

Optimal for depth expansion (one cycle chip deselect to

eliminate bus contention)

Single +3.3V -5% and +10%power supply

Support +2.5V I/O

5V tolerant inputs except I/O’s

Clamp diodes to VSSQ at all outputs

Common data inputs and data outputs

BYTE WRITE ENABLE and GLOBAL WRITE control

Three chip enables for depth expansion and address

pipeline

Address, control, input, and output pipeline registers

Internally self-timed WRITE CYCLE

Burst control pins (interleaved or linear burst sequence)

Automatic power-down for portable applications

High density, high speed packages

•

Low capacitive bus loading

High 30pF output drive capability at rated access time

OPTIONS

•

MARKING

Timing

Address, data inputs, and write controls are registered on-

chip to initiate self-timed WRITE cycle. WRITE cycles can

be one to four bytes wide as controlled by the write control

inputs. Individual byte write allows individual byte to be

written. BW1# controls DQ1-DQ8. BW2# controls DQ9-

DQ16. BW3# controls DQ17-DQ24. BW4# controls DQ25-

DQ32. BW1#, BW2# BW3#, and BW4# can be active only

with BWE# being LOW. GW# being LOW causes all bytes to

be written. This device also incorporates pipelined enable

circuit for easy depth expansion without penalizing system

performance.

4.8ns access/10ns cycle

5ns access/10ns cycle

6ns access/12ns cycle

7ns access/15ns cycle

-4

-5

-6

-7

•

Packages

100-pin TQFP

Temperature

Commercial

Industrial

None (0°C to 70°C)

(-40°C to 85°C)

The GVT71128D32 operates from a +3.3V power

supply. All inputs and outputs are TTL-compatible. The

device is ideally suited for 486, Pentium , 680x0, and

PowerPC systems and for systems that are benefited from a

wide synchronous data bus.

Pentium is a trademark of Intel Corporation.

PowerPC is a trademark of IBM Corporation.

Galvantech, Inc. reserves the right to change

products or specifications without notice.

Galvantech, Inc. 3080 Oakmead Village Drive, Santa Clara, CA 95051

Tel (408) 566-0688 Fax (408) 566-0699 Web Site www.galvantech.com

Rev. 11/99

12 3 4 5 6 7...13

中文翻译

下载PDF

与GVT71128D32T-6相关器件

型号	品牌	获取价格	描述	数据表
GVT71128D32T-6I	CYPRESS	获取价格	Standard SRAM, 128KX32, 6ns, CMOS, PQFP100, TQFP-100
GVT71128D32T-7	CYPRESS	获取价格	Standard SRAM, 128KX32, 7ns, CMOS, PQFP100, TQFP-100
GVT71128D32T-7I	CYPRESS	获取价格	Standard SRAM, 128KX32, 7ns, CMOS, PQFP100, TQFP-100
GVT71128DA36B-4	ETC	获取价格	x36 Fast Synchronous SRAM
GVT71128DA36B-4.4	ETC	获取价格	x36 Fast Synchronous SRAM
GVT71128DA36B-5	ETC	获取价格	x36 Fast Synchronous SRAM
GVT71128DA36B-6	CYPRESS	获取价格	Cache SRAM, 128KX36, 3.5ns, CMOS, PBGA119, 14 X 22 MM, 2.40 MM HEIGHT, LOW PROFILE, FBGA-1
GVT71128DA36T-4	ETC	获取价格	x36 Fast Synchronous SRAM
GVT71128DA36T-4.4	ETC	获取价格	x36 Fast Synchronous SRAM
GVT71128DA36T-5	CYPRESS	获取价格	Cache SRAM, 128KX36, 2.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100

与GVT71128D32T-6相关文章

三星深化印度制造布局，供应链本地化进程加速
2024-10-29

15
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

18
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
2024-10-18

43
意法半导体发布第四代SiC技术，助力电动汽车电驱
2024-10-15

50

产品中心

服务支持

精选活动

关于我们

帮助中心

GVT71128D32T-6

GVT71128D32T-6 数据手册

与GVT71128D32T-6相关器件

与GVT71128D32T-6相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

GVT71128D32T-6

GVT71128D32T-6 数据手册

与GVT71128D32T-6相关器件

与GVT71128D32T-6相关文章

您还可以找

您在本页遇到什么问题？