Datasheet > GAL16V8D-20LD

GAL16V8D-20LD

更新时间： 2024-10-29 00:55:15

品牌	Logo	应用领域
莱迪思 - LATTICE		/
页数	文件大小	规格书
8页	293K
描述
High Performance E2CMOS PLD Generic Array Logicâ¢

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

GAL16V8D-20LD 数据手册

GAL16V8/883

High Performance E²CMOS PLD

Generic Array Logic™

Features

Functional Block Diagram

• HIGH PERFORMANCE E²CMOS^®TECHNOLOGY

— 7.5 ns Maximum Propagation Delay

— Fmax = 100 MHz

I/CLK

CLK

— 6 ns Maximum from Clock Input to Data Output

— TTL Compatible 12 mA Outputs

I/O/Q

OLMC

— UltraMOS^®Advanced CMOS Technology

• 50% REDUCTION IN POWER FROM BIPOLAR

— 75mA Typ Icc

OLMC

• ACTIVE PULL-UPS ON ALL PINS (GAL16V8D-7 and

GAL16V8D-10)

• E²CELL TECHNOLOGY

— Reconfigurable Logic

— Reprogrammable Cells

— 100% Tested/100% Yields

— High Speed Electrical Erasure (<100ms)

— 20 Year Data Retention

• EIGHT OUTPUT LOGIC MACROCELLS

— Maximum Flexibility for Complex Logic Designs

— Programmable Output Polarity

— Also Emulates 20-pin PAL^®Devices with Full Function/

Fuse Map/Parametric Compatibility

• PRELOAD AND POWER-ON RESET OF ALL REGISTERS

— 100% Functional Testability

• APPLICATIONS INCLUDE:

— DMA Control

— State Machine Control

— High Speed Graphics Processing

— Standard Logic Speed Upgrade

I/O/Q

I/OE

• ELECTRONIC SIGNATURE FOR IDENTIFICATION

Description

Pin Configuration

The GAL16V8/883 is a high performance E²CMOS program-

mablelogicdeviceprocessedinfullcomplianceto MIL-STD-883.

This military grade device combines a high performance CMOS

process with Electrically Erasable (E²) floating gate technology to

provide the highest speed/power performance available in the

883 qualified PLD market. The GAL16V8D/883, at 7.5ns maxi-

mum propagation delay time, is the world's fastest military quali-

fied CMOS PLD.

CERDIP

LCC

Vcc

I/CLK

I/O/Q

I/OE

I/CLK Vcc I/O/Q

20 19

GAL

I/O/Q

The generic GAL architecture provides maximum design flexibil-

ity by allowing the Output Logic Macrocell (OLMC) to be config-

ured by the user. The GAL16V8/883 is capable of emulating all

standard 20-pin PAL^®devices with full function/fuse map/para-

metric compatibility.

16V8

I/O/Q

GAL16V8

Top View

I/O/Q

Unique test circuitry and reprogrammable cells allow complete

AC, DC, and functional testing during manufacture. Therefore,

Lattice Semiconductor delivers 100% field programmability and

functionality of all GAL products. In addition, 100 erase/write

cycles and data retention in excess of 20 years are specified.

GND I/OE I/O/Q I/O/Q

GND

to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.

Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com

April 2010

16v8mil_04

12 3 4 5 6 7 8

中文翻译

下载PDF

与GAL16V8D-20LD相关器件

型号	品牌	获取价格	描述	数据表
GAL16V8D-20LD/833	LATTICE	获取价格	High Performance E2CMOS PLD Generic Array Logic
GAL16V8D-20LD/883	ETC	获取价格	Electrically-Erasable PLD
GAL16V8D-20LR	LATTICE	获取价格	High Performance E2CMOS PLD Generic Array Log
GAL16V8D-20LR/833	LATTICE	获取价格	High Performance E2CMOS PLD Generic Array Logic
GAL16V8D-20LR/883	ETC	获取价格	Electrically-Erasable PLD
GAL16V8D-20QJI	LATTICE	获取价格	High Performance E2CMOS PLD Generic Array Logic
GAL16V8D-20QJNI	LATTICE	获取价格	High Performance E2CMOS PLD Generic Array Log
GAL16V8D-20QPI	LATTICE	获取价格	High Performance E2CMOS PLD Generic Array Logic
GAL16V8D-20QPNI	LATTICE	获取价格	High Performance E2CMOS PLD Generic Array Log
GAL16V8D25LJ	ETC	获取价格	IC-SM-CMOS EEPLD

与GAL16V8D-20LD相关文章

三星深化印度制造布局，供应链本地化进程加速
2024-10-29

12
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

12
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
2024-10-18

39
意法半导体发布第四代SiC技术，助力电动汽车电驱
2024-10-15

46

产品中心

服务支持

精选活动

关于我们

帮助中心

GAL16V8D-20LD

GAL16V8D-20LD 数据手册

与GAL16V8D-20LD相关器件

与GAL16V8D-20LD相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

GAL16V8D-20LD

GAL16V8D-20LD 数据手册

与GAL16V8D-20LD相关器件

与GAL16V8D-20LD相关文章

您还可以找

您在本页遇到什么问题？