EDJ2104BDBG-DJ-F

更新时间： 2024-11-28 12:51:35

品牌	Logo	应用领域
尔必达 - ELPIDA		时钟
页数	文件大小	规格书
30页	447K
描述
Differential clock inputs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

EDJ2104BDBG-DJ-F 数据手册

COVER

DATA SHEET

2G bits DDR3 SDRAM

EDJ2104BDBG (512M words × 4 bits)

EDJ2108BDBG (256M words × 8 bits)

Specifications

Features

• Density: 2G bits

• Organization

• Double-data-rate architecture: two data transfers per

clock cycle

• The high-speed data transfer is realized by the 8 bits

prefetch pipelined architecture

• Bi-directional differential data strobe (DQS and /DQS)

is transmitted/received with data for capturing data at

the receiver

• DQS is edge-aligned with data for READs; center-

aligned with data for WRITEs

• Differential clock inputs (CK and /CK)

— 64M words × 4 bits × 8 banks (EDJ2104BDBG)

— 32M words × 8 bits × 8 banks (EDJ2108BDBG)

• Package

— 78-ball FBGA (EDJ2104BDBG, EDJ2108BDBG)

— Lead-free (RoHS compliant) and Halogen-free

• Power supply: VDD = 1.5V 0.075V

• Data rate

— 1866Mbps/1600Mbps/1333Mbps/1066Mbps/

800Mbps (max)

• 1KB page size

• DLL aligns DQ and DQS transitions with CK transitions

• Commands entered on each positive CK edge; data

and data mask referenced to both edges of DQS

— Row address: A0 to A14

• Data mask (DM) for write data

— Column address: A0 to A9, A11 (EDJ2104BDBG)

A0 to A9 (EDJ2108BDBG)

• Posted /CAS by programmable additive latency for

better command and data bus efficiency

• On-Die Termination (ODT) for better signal quality

— Synchronous ODT

• Eight internal banks for concurrent operation

• Interface: SSTL_15

— Dynamic ODT

— Asynchronous ODT

• Burst length (BL): 8 and 4 with Burst Chop (BC)

• Burst type (BT):

• Multi Purpose Register (MPR) for pre-defined pattern

read out

— Sequential (8, 4 with BC)

— Interleave (8, 4 with BC)

• ZQ calibration for DQ drive and ODT

• Programmable Partial Array Self-Refresh (PASR)

• /RESET pin for Power-up sequence and reset function

• SRT range:

• /CAS Latency (CL): 5, 6, 7, 8, 9, 10, 11, 13

• /CAS Write Latency (CWL): 5, 6, 7, 8, 9

• Precharge: auto precharge option for each burst

access

— Normal/extended

• Programmable Output driver impedance control

• Driver strength: RZQ/7, RZQ/6 (RZQ = 240Ω)

• Refresh: auto-refresh, self-refresh

• Refresh cycles

— Average refresh period

7.8µs at 0°C ≤ TC ≤ +85°C

3.9µs at +85°C < TC ≤ +95°C

• Operating case temperature range

— TC = 0°C to +95°C

Document. No. E1772E40 (Ver. 4.0)

Date Published December 2012 (K) Japan

Printed in Japan

URL: http://www.elpida.com

12 3 4 5 6 7...30

中文翻译

下载PDF

与EDJ2104BDBG-DJ-F相关器件

型号	品牌	获取价格	描述	数据表
EDJ2104BDBG-GN-F	ELPIDA	获取价格	Differential clock inputs
EDJ2104BDBG-JS-F	ELPIDA	获取价格	Differential clock inputs
EDJ2104EDBG	ELPIDA	获取价格	ZQ calibration for DQ drive and ODT
EDJ2104EDBG-AE-F	ELPIDA	获取价格	Differential clock inputs
EDJ2104EDBG-DJ-F	ELPIDA	获取价格	ZQ calibration for DQ drive and ODT
EDJ2104EDBG-GN-F	ELPIDA	获取价格	Differential clock inputs
EDJ2108BASE-8C-F	ELPIDA	获取价格	2G bits DDR3 SDRAM
EDJ2108BASE-AE-F	ELPIDA	获取价格	2G bits DDR3 SDRAM
EDJ2108BASE-DJ-F	ELPIDA	获取价格	2G bits DDR3 SDRAM
EDJ2108BASE-GN-F	ELPIDA	获取价格	2G bits DDR3 SDRAM

与EDJ2104BDBG-DJ-F相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

47
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

37
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

65
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

61

产品中心

服务支持

精选活动

关于我们

帮助中心

EDJ2104BDBG-DJ-F

EDJ2104BDBG-DJ-F 数据手册

与EDJ2104BDBG-DJ-F相关器件

与EDJ2104BDBG-DJ-F相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

EDJ2104BDBG-DJ-F

EDJ2104BDBG-DJ-F 数据手册

与EDJ2104BDBG-DJ-F相关器件

与EDJ2104BDBG-DJ-F相关文章

您还可以找

您在本页遇到什么问题？