5秒后页面跳转
捷配首页

Datasheet > DS90CR484AVJDX/NOPB
DS90CR484AVJDX/NOPB PDF预览

DS90CR484AVJDX/NOPB

更新时间： 2024-11-07 11:09:43
品牌 Logo 应用领域
德州仪器 - TI 时钟驱动接口集成电路驱动器
页数 文件大小 规格书
28页 1225K
描述
48 位 LVDS 通道链接解串器，具备 33MHz 至 112MHz 输入时钟支持 | NEZ | 100 | -10 to 70

阅读下载

中文翻译

获取价格

DS90CR484AVJDX/NOPB 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Active包装说明：TFQFP, TQFP100,.63SQ
Reach Compliance Code：compliantECCN代码：5A991.B.1
HTS代码：8542.39.00.01Factory Lead Time：6 weeks
风险等级：5.67差分输出：YES
驱动器位数：8高电平输入电流最大值：0.00001 A
接口集成电路类型：LINE RECEIVERJESD-30 代码：S-PQFP-G100
JESD-609代码：e4长度：14 mm
湿度敏感等级：3功能数量：4
端子数量：100最高工作温度：70 °C
最低工作温度：-10 °C最小输出摆幅：2.7 V
输出特性：3-STATE输出极性：COMPLEMENTARY
封装主体材料：PLASTIC/EPOXY封装代码：TFQFP
封装等效代码：TQFP100,.63SQ封装形状：SQUARE
封装形式：FLATPACK, THIN PROFILE, FINE PITCH峰值回流温度（摄氏度）：260
电源：3.3 V认证状态：Not Qualified
最大接收延迟：接收器位数：8
座面最大高度：1.2 mm子类别：Line Driver or Receivers
最大压摆率：280 mA标称供电电压：3.3 V
电源电压1-最大：3.6 V电源电压1-分钟：3 V
电源电压1-Nom：3.3 V表面贴装：YES
技术：CMOS温度等级：COMMERCIAL
端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)端子形式：GULL WING
端子节距：0.5 mm端子位置：QUAD
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：14 mm
Base Number Matches：1

DS90CR484AVJDX/NOPB 数据手册

 浏览型号DS90CR484AVJDX/NOPB的Datasheet PDF文件第2页浏览型号DS90CR484AVJDX/NOPB的Datasheet PDF文件第3页浏览型号DS90CR484AVJDX/NOPB的Datasheet PDF文件第4页浏览型号DS90CR484AVJDX/NOPB的Datasheet PDF文件第5页浏览型号DS90CR484AVJDX/NOPB的Datasheet PDF文件第6页浏览型号DS90CR484AVJDX/NOPB的Datasheet PDF文件第7页 
DS90CR483A, DS90CR484A  
www.ti.com  
SNLS291A –APRIL 2008–REVISED APRIL 2013  
DS90CR483A / DS90CR484A 48-Bit LVDS Channel Link SER/DES – 33 - 112 MHz  
Check for Samples: DS90CR483A, DS90CR484A  
The multiplexing of data lines provides a substantial  
1
FEATURES  
cable reduction. Long distance parallel single-ended  
buses typically require a ground wire per active signal  
(and have very limited noise rejection capability).  
Thus, for a 48-bit wide data and one clock, up to 98  
conductors are required. With this Channel Link  
chipset as few as 19 conductors (8 data pairs, 1 clock  
pair and a minimum of one ground) are needed. This  
provides an 80% reduction in cable width, which  
provides a system cost savings, reduces connector  
physical size and cost, and reduces shielding  
requirements due to the cables' smaller form factor.  
2
•
Up to 5.38 Gbits/sec Bandwidth  
•
•
33 MHz to 112 MHz Input Clock Support  
LVDS SER/DES Reduces Cable and Connector  
Size  
•
•
Pre-emphasis Reduces Cable Loading Effects  
DC Balance Data Transmission Provided by  
Transmitter Reduces ISI Distortion  
•
Cable Deskew of +/−1 LVDS Data Bit Time (up  
to 80 MHz Clock Rate)  
The 48 CMOS/TTL inputs can support a variety of  
signal combinations. For example, 6 8-bit words or 5  
9-bit (byte + parity) and 3 controls.  
•
•
•
•
•
5V Tolerant TxIN and Control Input Pins  
Flow Through Pinout for Easy PCB Design  
+3.3V Supply Voltage  
The DS90CR483A/DS90CR484A chipset is improved  
over prior generations of Channel Link devices and  
offers higher bandwidth support and longer cable  
drive with three areas of enhancement. To increase  
bandwidth, the maximum clock rate is increased to  
Transmitter Rejects Cycle-to-Cycle Jitter  
Conforms to ANSI/TIA/EIA-644-1995 LVDS  
Standard  
•
Both Devices are Available in 100 Lead TQFP  
Package  
112 MHz and  
8 serialized LVDS outputs are  
provided. Cable drive is enhanced with a user  
selectable pre-emphasis feature that provides  
additional output current during transitions to  
counteract cable loading effects. Optional DC  
balancing on a cycle-to-cycle basis, is also provided  
to reduce ISI (Inter-Symbol Interference). With pre-  
emphasis and DC balancing, a low distortion eye-  
pattern is provided at the receiver end of the cable. A  
cable deskew capability has been added to deskew  
long cables of pair-to-pair skew of up to +/−1 LVDS  
data bit time (up to 80 MHz Clock Rate). These three  
enhancements allow cables 5+ meters in length to be  
driven.  
DESCRIPTION  
The DS90CR483A transmitter converts 48 bits of  
CMOS/TTL data into eight LVDS (Low Voltage  
Differential Signaling) data streams. A phase-locked  
transmit clock is transmitted in parallel with the data  
streams over a ninth LVDS link. Every cycle of the  
transmit clock 48 bits of input data are sampled and  
transmitted. The DS90CR484A receiver converts the  
LVDS data streams back into 48 bits of CMOS/TTL  
data. At a transmit clock frequency of 112MHz, 48  
bits of TTL data are transmitted at a rate of 672Mbps  
per LVDS data channel. Using a 112MHz clock, the  
data throughput is 5.38Gbit/s (672Mbytes/s).  
The chipset is an ideal means to solve EMI and cable  
size problems associated with wide, high speed TTL  
interfaces.  
For more details, please refer to the Applications  
Information section of this datasheet.  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
All trademarks are the property of their respective owners.  
2
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 2008–2013, Texas Instruments Incorporated  
1234567...28

中文翻译

下载PDF

DS90CR484AVJDX/NOPB 替代型号

型号 品牌 替代类型 描述 数据表
DS90CR484AVJD/NOPB TI

完全替代

 48 位 LVDS 通道链接解串器，具备 33MHz 至 112MHz 输入时钟支持 |
DS90CR484VJDX/NOPB TI

完全替代

 48-Bit Channel Link Deserializer - 33-112MHz 100-TQFP

与DS90CR484AVJDX/NOPB相关器件

型号 品牌 获取价格 描述 数据表
DS90CR484SLB NSC

获取价格

 		IC LINE RECEIVER, QCC128, 0.50 MM PITCH, CSP-128, Line Driver or Receiver
DS90CR484SLB TI

获取价格

 		LINE RECEIVER, QCC128, 0.50 MM PITCH, CSP-128
DS90CR484VJD NSC

获取价格

 		48-Bit LVDS Channel Link Serializer/Deserializer
DS90CR484VJD/NOPB NSC

获取价格

 		IC OCTAL LINE RECEIVER, PQFP100, TQFP-100, Line Driver or Receiver
DS90CR484VJD/NOPB TI

获取价格

 		48-Bit LVDS Channel Link SER/DES - 33 - 112 MHz
DS90CR484VJDX TI

获取价格

 		OCTAL LINE RECEIVER, PQFP100, TQFP-100
DS90CR484VJDX/NOPB NSC

获取价格

 		IC OCTAL LINE RECEIVER, PQFP100, TQFP-100, Line Driver or Receiver
DS90CR484VJDX/NOPB TI

获取价格

 		48-Bit Channel Link Deserializer - 33-112MHz 100-TQFP
DS90CR485 NSC

获取价格

 		133MHz 48-bit Channel Link Serializer (6.384 Gbps)
DS90CR485 TI

获取价格

 		133MHz 48-bit Channel Link Serializer (6.384 Gbps)

与DS90CR484AVJDX/NOPB相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证