5秒后页面跳转
DS90CR486_06 PDF预览

DS90CR486_06

更新时间: 2024-11-19 04:39:15
品牌 Logo 应用领域
美国国家半导体 - NSC /
页数 文件大小 规格书
18页 359K
描述
133MHz 48-Bit Channel Link Deserializer (6.384 Gbps)

DS90CR486_06 数据手册

 浏览型号DS90CR486_06的Datasheet PDF文件第2页浏览型号DS90CR486_06的Datasheet PDF文件第3页浏览型号DS90CR486_06的Datasheet PDF文件第4页浏览型号DS90CR486_06的Datasheet PDF文件第5页浏览型号DS90CR486_06的Datasheet PDF文件第6页浏览型号DS90CR486_06的Datasheet PDF文件第7页 
November 2006  
DS90CR486  
133MHz 48-Bit Channel Link Deserializer (6.384 Gbps)  
is provided at the receiver end of the cable. A cable deskew  
capability has been added to deskew long cables of pair-to-  
General Description  
The DS90CR486 receiver converts eight Low Voltage Differ-  
ential Signaling (LVDS) data streams back into 48 bits of  
LVCMOS/LVTTL data. Using a 133MHz clock, the data  
throughput is 6.384Gbit/s (798Mbytes/s).  
pair skew. These three enhancements allow long cables to  
be driven.  
The DS90CR486 is intended to be used with the DS90CR485  
Channel Link Serializer. It is also backward compatible with  
serializers DS90CR481 and DS90CR483. The DS90CR486  
is footprint compatible with the DS90CR484.  
The multiplexing of data lines provides a substantial cable re-  
duction. Long distance parallel single-ended buses typically  
require a ground wire per active signal (and have very limited  
noise rejection capability). Thus, for a 48-bit wide data and  
one clock, up to 98 conductors are required. With this Channel  
Link chipset as few as 19 conductors (8 data pairs, 1 clock  
pair and a minimum of one ground) are needed. This provides  
an 80% reduction in interconnect width, which provides a sys-  
tem cost savings, reduces connector physical size and cost,  
and reduces shielding requirements due to the cables' smaller  
form factor.  
The chipset is an ideal solution to solve EMI and interconnect  
size problems for high-throughput point-to-point applications.  
For more details, please refer to the “Applications Informa-  
tion” section of this datasheet.  
Features  
Up to 6.384 Gbps throughput  
66MHz to 133MHz input clock support  
The DS90CR486 deserializer is improved over prior genera-  
tions of Channel Link devices and offers higher bandwidth  
support and longer cable drive with three areas of enhance-  
ment. To increase bandwidth, the maximum clock rate is  
increased to 133 MHz and 8 serialized LVDS outputs are pro-  
vided. Cable drive is enhanced with a user selectable pre-  
emphasis (on DS90CR485) feature that provides additional  
output current during transitions to counteract cable loading  
effects. Optional DC balancing on a cycle-to-cycle basis, is  
also provided to reduce ISI (Inter-Symbol Interference). With  
pre-emphasis and DC balancing, a low distortion eye-pattern  
Reduces cable and connector size and cost  
Cable Deskew function  
DC balance reduces ISI distortion  
For point-to-point backplane or cable applications  
Low power, 890 mW typ at 133MHz  
Flow through pinout for easy PCB design  
+3.3V supply voltage  
100-pin TQFP package  
Conforms to TIA/EIA-644-A-2001 LVDS Standard  
Generalized Block Diagram  
20025203  
© 2006 National Semiconductor Corporation  
200252  
www.national.com  

与DS90CR486_06相关器件

型号 品牌 获取价格 描述 数据表
DS90CR486VS NSC

获取价格

133MHz 48-Bit Channel Link Deserializer (6.384 Gbps)
DS90CR486VS/NOPB TI

获取价格

133MHz 48 位 Channel Link 解串器 | NEZ | 100 | -1
DS90CR486VSX/NOPB TI

获取价格

133MHz 48 位 Channel Link 解串器 | NEZ | 100 | -1
DS90CR486VSX/NOPB NSC

获取价格

IC OCTAL LINE RECEIVER, PQFP100, TQFP-100, Line Driver or Receiver
DS90CR561 NSC

获取价格

LVDS 18-Bit Color Flat Panel Display (FPD) Link
DS90CR561MDC NSC

获取价格

暂无描述
DS90CR561MTD NSC

获取价格

LVDS 18-Bit Color Flat Panel Display (FPD) Link
DS90CR561MTD/NOPB TI

获取价格

LINE DRIVER, PDSO48, PLASTIC, TSSOP-48
DS90CR561MTDX TI

获取价格

LINE DRIVER, PDSO48, LOW PROFILE, PLASTIC, TSSOP-48
DS90CR561MTDX ROCHESTER

获取价格

LINE DRIVER, PDSO48, LOW PROFILE, PLASTIC, TSSOP-48