5秒后页面跳转
DS90CR485VS PDF预览

DS90CR485VS

更新时间: 2024-11-22 22:50:51
品牌 Logo 应用领域
美国国家半导体 - NSC /
页数 文件大小 规格书
16页 327K
描述
133MHz 48-bit Channel Link Serializer (6.384 Gbps)

DS90CR485VS 技术参数

是否Rohs认证: 不符合生命周期:Transferred
包装说明:TQFP-100Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.33差分输出:YES
驱动器位数:9输入特性:STANDARD
接口集成电路类型:LINE DRIVER接口标准:EIA-644; TIA-644
JESD-30 代码:S-PQFP-G100JESD-609代码:e0
长度:14 mm湿度敏感等级:3
功能数量:8端子数量:100
最高工作温度:70 °C最低工作温度:-10 °C
封装主体材料:PLASTIC/EPOXY封装代码:TFQFP
封装等效代码:TQFP100,.63SQ封装形状:SQUARE
封装形式:FLATPACK, THIN PROFILE, FINE PITCH峰值回流温度(摄氏度):260
电源:2.5,2.5/3.3 V认证状态:Not Qualified
最大接收延迟:座面最大高度:1.2 mm
子类别:Line Driver or Receivers最大供电电压:2.62 V
最小供电电压:2.37 V标称供电电压:2.5 V
电源电压1-最大:3.46 V电源电压1-分钟:2.37 V
电源电压1-Nom:2.5 V表面贴装:YES
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:40
宽度:14 mmBase Number Matches:1

DS90CR485VS 数据手册

 浏览型号DS90CR485VS的Datasheet PDF文件第2页浏览型号DS90CR485VS的Datasheet PDF文件第3页浏览型号DS90CR485VS的Datasheet PDF文件第4页浏览型号DS90CR485VS的Datasheet PDF文件第5页浏览型号DS90CR485VS的Datasheet PDF文件第6页浏览型号DS90CR485VS的Datasheet PDF文件第7页 
September 2003  
DS90CR485  
133MHz 48-bit Channel Link Serializer (6.384 Gbps)  
For more details, please refer to the “Applications Informa-  
tion” section of this datasheet.  
General Description  
The DS90CR485 serializes the 24 LVCMOS/LVTTL double  
edge inputs (48 bits data latched in per clock cycle) onto 8  
Low Voltage Differential Signaling (LVDS) streams. A phase-  
Features  
n Up to 6.384 Gbps throughput  
locked transmit clock is also in parallel with the data streams  
over a 9th LVDS link. The reduction of the wide TTL bus to a  
few LVDS lines reduces cable and connector size and cost.  
The double edge input strobes data on both the rising and  
falling edges of the clock. This minimizes the pin count  
required and simplifies PCB routing between the host chip  
and the serializer.  
n 66MHz to 133MHz input clock support  
n Reduces cable and connector size and cost  
n Pre-emphasis reduces cable loading effects  
n DC balance reduces ISI distortion  
n 24 bit double edge inputs  
n 3V Tolerant LVCMOS/LVTTL inputs  
n Low power, 2.5V supply  
n Flow-through pinout  
This chip is an ideal solution to solve EMI and interconnect  
size problems for high throughput point-to-point applications.  
The DS90CR485 is intended for use with the DS90CR486  
Channel-Link receiver. It is also backward compatible with  
other Channel-Link receiver such as the DS90CR482 and  
DS90CR484.  
n In 100-pin TQFP package  
n Conforms with TIA/EIA-644-A LVDS standard.  
Generalized Block Diagram  
20019502  
© 2003 National Semiconductor Corporation  
DS200195  
www.national.com  

与DS90CR485VS相关器件

型号 品牌 获取价格 描述 数据表
DS90CR485VS/NOPB NSC

获取价格

IC OCTAL LINE DRIVER, PQFP100, TQFP-100, Line Driver or Receiver
DS90CR485VS/NOPB TI

获取价格

133MHz 48-bit Channel Link Serializer (6.384 Gbps)
DS90CR485VSX NSC

获取价格

IC OCTAL LINE DRIVER, PQFP100, TQFP-100, Line Driver or Receiver
DS90CR485VSX/NOPB NSC

获取价格

IC OCTAL LINE DRIVER, PQFP100, TQFP-100, Line Driver or Receiver
DS90CR485VSX/NOPB TI

获取价格

133MHz LVDS 48-bit Channel Link Serializer 100-TQFP -10 to 70
DS90CR486 NSC

获取价格

133MHz 48-Bit Channel Lick Deserializer (6.384 Gbps)
DS90CR486 TI

获取价格

133MHz 48 位 Channel Link 解串器
DS90CR486_06 NSC

获取价格

133MHz 48-Bit Channel Link Deserializer (6.384 Gbps)
DS90CR486VS NSC

获取价格

133MHz 48-Bit Channel Link Deserializer (6.384 Gbps)
DS90CR486VS/NOPB TI

获取价格

133MHz 48 位 Channel Link 解串器 | NEZ | 100 | -1