Datasheet > DM74LS670MX

DM74LS670MX

更新时间： 2024-11-27 23:47:39

品牌	Logo	应用领域
飞兆/仙童 - FAIRCHILD		/
页数	文件大小	规格书
6页	69K
描述
Register File

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

DM74LS670MX 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
零件包装代码：	SOIC	包装说明：	SOP, SOP16,.25
针数：	16	Reach Compliance Code：	unknown
ECCN代码：	EAR99	HTS代码：	8542.32.00.41
风险等级：	5.52	最长访问时间：	55 ns
JESD-30 代码：	R-PDSO-G16	JESD-609代码：	e0
长度：	9.9 mm	内存密度：	16 bit
内存集成电路类型：	STANDARD SRAM	内存宽度：	4
功能数量：	1	端子数量：	16
字数：	4 words	字数代码：	4
工作模式：	ASYNCHRONOUS	最高工作温度：	70 °C
最低工作温度：		组织：	4X4
封装主体材料：	PLASTIC/EPOXY	封装代码：	SOP
封装等效代码：	SOP16,.25	封装形状：	RECTANGULAR
封装形式：	SMALL OUTLINE	并行/串行：	PARALLEL
峰值回流温度（摄氏度）：	NOT SPECIFIED	电源：	5 V
认证状态：	Not Qualified	座面最大高度：	1.75 mm
子类别：	Other Memory ICs	最大供电电压 (Vsup)：	5.25 V
最小供电电压 (Vsup)：	4.75 V	标称供电电压 (Vsup)：	5 V
表面贴装：	YES	技术：	CMOS
温度等级：	COMMERCIAL	端子面层：	Tin/Lead (Sn/Pb)
端子形式：	GULL WING	端子节距：	1.27 mm
端子位置：	DUAL	处于峰值回流温度下的最长时间：	NOT SPECIFIED
宽度：	3.9 mm	Base Number Matches：	1

DM74LS670MX 数据手册

August 1986

Revised March 2000

DM74LS670

3-STATE 4-by-4 Register File

nates recovery times, permits simultaneous reading and

writing, and is limited in speed only by the write time (27 ns

typical) and the read time (24 ns typical). The register file

has a non-volatile readout in that data is not lost when

addressed.

General Description

These register files are organized as 4 words of 4 bits

each, and separate on-chip decoding is provided for

addressing the four word locations to either write-in or

retrieve data. This permits writing into one location, and

reading from another word location, simultaneously.

All inputs (except read enable and write enable) are buff-

ered to lower the drive requirements to one normal Series

DM74LS load, and input clamping diodes minimize switch-

ing transients to simplify system design. High speed, dou-

ble ended AND-OR-INVERT gates are employed for the

read-address function and have high sink current, 3-STATE

outputs. Up to 128 of these outputs may be wire-AND con-

nected for increasing the capacity up to 512 words. Any

number of these registers may be paralleled to provide n-

bit word length.

Four data inputs are available to supply the word to be

stored. Location of the word is determined by the write

select inputs A and B, in conjunction with a write-enable

signal. Data applied at the inputs should be in its true form.

That is, if a high level signal is desired from the output, a

high level is applied at the data input for that particular bit

location. The latch inputs are arranged so that new data

will be accepted only if both internal address gate inputs

are HIGH. When this condition exists, data at the D input is

transferred to the latch output. When the write-enable

input, G_W, is HIGH, the data inputs are inhibited and their

Features

■ For use as:

levels can cause no change in the information stored in the

internal latches. When the read-enable input, G_R, is HIGH,

Scratch pad memory

the data outputs are inhibited and go into the high imped-

ance state.

Buffer storage between processors

Bit storage in fast multiplication designs

The individual address lines permit direct acquisition of

data stored in any four of the latches. Four individual

decoding gates are used to complete the address for read-

ing a word. When the read address is made in conjunction

with the read-enable signal, the word appears at the four

outputs.

■ Separate read/write addressing permits simultaneous

reading and writing

■ Organized as 4 words of 4 bits

■ Expandable to 512 words of n-bits

■ 3-STATE versions of DM74LS170

■ Fast access times 20 ns typ

This arrangement—data entry addressing separate from

data read addressing and individual sense line — elimi-

Ordering Code:

Order Number Package Number

Package Description

DM74LS670M

DM74LS670N

M16A

N16E

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

DS006436

www.fairchildsemi.com

12 3 4 5 6

中文翻译

下载PDF

与DM74LS670MX相关器件

型号	品牌	获取价格	描述	数据表
DM74LS670N	FAIRCHILD	获取价格	3-STATE 4-by-4 Register File
DM74LS670N/A+	ETC	获取价格	Register File
DM74LS670N/B+	ETC	获取价格	Register File
DM74LS73A	FAIRCHILD	获取价格	Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outp
DM74LS73A	NSC	获取价格	DUAL NEGATIVE-EDGE-TRIGGERED MASTER-SLAVE J-K FLIP-FLOPS WITH CLEAR AND COMPLEMENTARY OUTP
DM74LS73AM	FAIRCHILD	获取价格	Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outp
DM74LS73AM	NSC	获取价格	DUAL NEGATIVE-EDGE-TRIGGERED MASTER-SLAVE J-K FLIP-FLOPS WITH CLEAR AND COMPLEMENTARY OUTP
DM74LS73AMX	FAIRCHILD	获取价格	J-K-Type Flip-Flop
DM74LS73AN	NSC	获取价格	DUAL NEGATIVE-EDGE-TRIGGERED MASTER-SLAVE J-K FLIP-FLOPS WITH CLEAR AND COMPLEMENTARY OUTP
DM74LS73AN	FAIRCHILD	获取价格	Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outp

与DM74LS670MX相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

48
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

38
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

66
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

62

产品中心

服务支持

精选活动

关于我们

帮助中心

DM74LS670MX

DM74LS670MX 技术参数

DM74LS670MX 数据手册

与DM74LS670MX相关器件

与DM74LS670MX相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

DM74LS670MX

DM74LS670MX 技术参数

DM74LS670MX 数据手册

与DM74LS670MX相关器件

与DM74LS670MX相关文章

您还可以找

您在本页遇到什么问题？