5秒后页面跳转
DM74LS74AMX PDF预览

DM74LS74AMX

更新时间: 2024-11-27 23:47:39
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
6页 70K
描述
Dual D-Type Flip-Flop

DM74LS74AMX 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP14,.25
针数:14Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.19
系列:LSJESD-30 代码:R-PDSO-G14
JESD-609代码:e0长度:8.65 mm
逻辑集成电路类型:D FLIP-FLOP最大频率@ Nom-Sup:20000000 Hz
最大I(ol):0.008 A位数:1
功能数量:2端子数量:14
最高工作温度:70 °C最低工作温度:
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP14,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 V最大电源电流(ICC):8 mA
传播延迟(tpd):35 ns认证状态:Not Qualified
座面最大高度:1.75 mm子类别:FF/Latches
最大供电电压 (Vsup):5.25 V最小供电电压 (Vsup):4.75 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:TTL温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:POSITIVE EDGE
宽度:3.9 mm最小 fmax:25 MHz
Base Number Matches:1

DM74LS74AMX 数据手册

 浏览型号DM74LS74AMX的Datasheet PDF文件第2页浏览型号DM74LS74AMX的Datasheet PDF文件第3页浏览型号DM74LS74AMX的Datasheet PDF文件第4页浏览型号DM74LS74AMX的Datasheet PDF文件第5页浏览型号DM74LS74AMX的Datasheet PDF文件第6页 
August 1986  
Revised March 2000  
DM74LS74A  
Dual Positive-Edge-Triggered D Flip-Flops with  
Preset, Clear and Complementary Outputs  
General Description  
This device contains two independent positive-edge-trig-  
gered D flip-flops with complementary outputs. The infor-  
mation on the D input is accepted by the flip-flops on the  
positive going edge of the clock pulse. The triggering  
occurs at a voltage level and is not directly related to the  
transition time of the rising edge of the clock. The data on  
the D input may be changed while the clock is LOW or  
HIGH without affecting the outputs as long as the data  
setup and hold times are not violated. A low logic level on  
the preset or clear inputs will set or reset the outputs  
regardless of the logic levels of the other inputs.  
Ordering Code:  
Order Number Package Number  
Package Description  
DM74LS74AM  
DM74LS85ASJ  
DM74LS74AN  
M14A  
M14D  
N14A  
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow  
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Connection Diagram  
Function Table  
Inputs  
Outputs  
PR  
L
CLR  
CLK  
X
D
X
X
X
H
L
Q
H
L
Q
L
H
L
H
L
X
H
L
X
H (Note 1) H (Note 1)  
H
H
H
H
H
H
H
L
L
H
L
X
Q0  
Q0  
H = HIGH Logic Level  
X = Either LOW or HIGH Logic Level  
L = LOW Logic Level  
↑ = Positive-going Transition  
Q
= The output logic level of Q before the indicated input conditions were  
0
established.  
Note 1: This configuration is nonstable; that is, it will not persist when either  
the preset and/or clear inputs return to their inactive (HIGH) level.  
© 2000 Fairchild Semiconductor Corporation  
DS006373  
www.fairchildsemi.com  

DM74LS74AMX 替代型号

型号 品牌 替代类型 描述 数据表
SN74LS74ADG4 TI

类似代替

DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
SN74LS74ADR TI

类似代替

DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
SN74LS74AD TI

类似代替

DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

与DM74LS74AMX相关器件

型号 品牌 获取价格 描述 数据表
DM74LS74AN NSC

获取价格

Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs
DM74LS74AN FAIRCHILD

获取价格

Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs
DM74LS74AN/A+ ETC

获取价格

Dual D-Type Flip-Flop
DM74LS74AN/B+ ETC

获取价格

Dual D-Type Flip-Flop
DM74LS74ASJ FAIRCHILD

获取价格

Dual D-Type Flip-Flop
DM74LS74ASJX FAIRCHILD

获取价格

Dual D-Type Flip-Flop
DM74LS74J NSC

获取价格

IC,FLIP-FLOP,DUAL,D TYPE,LS-TTL,DIP,14PIN,CERAMIC
DM74LS74J/A+ ETC

获取价格

Dual D-Type Flip-Flop
DM74LS74N/A+ ETC

获取价格

Dual D-Type Flip-Flop
DM74LS74N/B+ ETC

获取价格

Dual D-Type Flip-Flop