CYP15G0403DXB
CYV15G0403DXB
CYW15G0403DXB
Pin Descriptions (continued)
CYP(V)(W)15G0403DXB Quad HOTLink II Transceiver
Name
I/O Characteristics Signal Description
TXCLKOA
TXCLKOB
TXCLKOC
TXCLKOD
LVTTL Output
Transmit Clock Output. TXCLKOx output clock is synthesized by each channel’s
transmit PLL and operates synchronous to the internal transmit character clock.
TXCLKOx operates at either the same frequency as REFCLKx± (TXRATEx = 0), or
at twice the frequency of REFCLKx± (TXRATEx = 1). The transmit clock outputs have
no fixed phase relationship to REFCLKx±.
Receive Path Data and Status Signals
RXDA[7:0]
RXDB[7:0]
RXDC[7:0]
RXDD[7:0]
LVTTL Output,
Parallel Data Output. RXDx[7:0] parallel data outputs change relative to the receive
synchronous to the interface clock. The receive interface clock is selected by the RXCKSELx latch. If
selected RXCLK± RXCLKx± is a full-rate clock, the RXCLKx± clock outputs are complementary clocks
output or REFCLKx± operating at the character rate. The RXDx[7:0] outputs for the associated receive
input
channels follow rising edge of RXCLKx+ or falling edge of RXCLKx–. If RXCLKx± is
a half-rate clock, the RXCLKx± clock outputs are complementary clocks operating at
half the character rate. The RXDx[7:0] outputs for the associated receive channels
follow both the falling and rising edges of the associated RXCLKx± clock outputs.
RXSTA[2:0]
RXSTB[2:0]
RXSTC[2:0]
RXSTD[2:0]
LVTTL Output,
Parallel Status Output. RXSTA[2:0] status outputs change relative to the receive
synchronous to the interface clock. The receive interface clock is selected by the RXCKSELx latch. If
selected RXCLK± RXCLKx± is a full-rate clock, the RXCLKx± clock outputs are complementary clocks
output or REFCLKx± operating at the character rate. The RXSTAx[2:0] outputs for the associated receive
input
channels follow rising edge of RXCLKx+ or falling edge of RXCLKx–. If RXCLKx± is
a half-rate clock, the RXCLKx± clock outputs are complementary clocks operating at
half the character rate. The RXSTAx[2:0] outputs for the associated receive channels
follow both the falling and rising edges of the associated RXCLKx± clock outputs.
When the decoder is bypassed, RXSTx[1:0] become the two low-order bits of the
10-bit received character. RXSTx[2] = HIGH indicates the presence of a Comma
character in the Output Register. When the decoder is enabled, RXSTx[2:0] provide
status of the received signal. See Table 11 on page 25 for a list of received character
status.
Receive Path Clock Signals
RXCLKA±
RXCLKB±
RXCLKC±
RXCLKD±
LVTTL Output Clock Receive Clock Output. RXCLKx± is the receive interface clock used to control timing
of the RXDx[7:0] and RXSTA[2:0] parallel outputs. The source of the RXCLKx±
outputs is selected by the RXCKSELx latch via the device configuration interface.
These true and complement clocks are used to control timing of data output transfers.
These clocks are output continuously at either the dual-character rate (1/20th the
serial bit-rate) or character rate (1/10th the serial bit-rate) of the data being received,
as selected by RXRATEx. When configured such that the output data path is clocked
by the REFCLKx± instead of a recovered clock, the RXCLKx± output drivers present
a buffered or divided form (depending on RXRATEx) of the associated REFCLKx±
that are delayed in phase to align with the data. This phase difference allows the user
to select the optimal clock (REFCLKx± or RXCLK±) for setup/hold timing for their
specific system.
When REFCLKx± is a full-rate clock, the RXCLKx± rate depends on the value of
RXRATEx.
When REFCLKx± is a half-rate clock and RXCKSELx = 0, the RXCLKx± rate depends
on the value of RXRATEx.
When REFCLKx± is a half-rate clock and RXCKSELx=1, the RXCLKx± rate does not
depend on the value of RXRATEx and operates at the same rate as REFCLKx±.
Document #: 38-02065 Rev. *F
Page 9 of 45
[+] Feedback
5秒后页面跳转
深入解读IR2103资料手册：引脚说明、电气参数及替换型号推荐
L7805CV手册解读：引脚说明、替代型号推荐、好坏检测
MMBT5551资料手册解读：电气参数、替换型号推荐
APW7073资料手册解读：产品特性、引脚说明、替换型号推荐
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
