5秒后页面跳转
捷配首页

Datasheet > CYV15G0404RB-BGC
CYV15G0404RB-BGC PDF预览

CYV15G0404RB-BGC

更新时间： 2024-11-27 21:55:39
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟
页数 文件大小 规格书
26页 580K
描述
Independent Clock Quad HOTLink Reclocking Deserializer

阅读下载

中文翻译

获取价格

CYV15G0404RB-BGC 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：BGA包装说明：27 X 27 MM, 1.57 MM HEIGHT, TBGA-256
针数：256Reach Compliance Code：not_compliant
HTS代码：8542.39.00.01风险等级：5.87
JESD-30 代码：S-PBGA-B256JESD-609代码：e0
长度：27 mm湿度敏感等级：3
功能数量：1端子数量：256
最高工作温度：70 °C最低工作温度：
封装主体材料：PLASTIC/EPOXY封装代码：BGA
封装形状：SQUARE封装形式：GRID ARRAY
峰值回流温度（摄氏度）：225认证状态：Not Qualified
座面最大高度：1.745 mm标称供电电压：3.3 V
表面贴装：YES技术：BICMOS
电信集成电路类型：TELECOM CIRCUIT温度等级：COMMERCIAL
端子面层：Tin/Lead (Sn/Pb)端子形式：BALL
端子节距：1.27 mm端子位置：BOTTOM
处于峰值回流温度下的最长时间：30宽度：27 mm

CYV15G0404RB-BGC 数据手册

 浏览型号CYV15G0404RB-BGC的Datasheet PDF文件第2页浏览型号CYV15G0404RB-BGC的Datasheet PDF文件第3页浏览型号CYV15G0404RB-BGC的Datasheet PDF文件第4页浏览型号CYV15G0404RB-BGC的Datasheet PDF文件第5页浏览型号CYV15G0404RB-BGC的Datasheet PDF文件第6页浏览型号CYV15G0404RB-BGC的Datasheet PDF文件第7页 
PRELIMINARY  
CYV15G0404RB  
Independent Clock Quad HOTLink II™ Reclocking  
Deserializer  
channels are independent and can simultaneously operate at  
different rates. Each receive channel accepts serial data and  
Features  
• Quad channel video reclocking deserializer  
— 195- to 1500-Mbps serial data signaling rate  
— Simultaneous operation at different signaling rates  
• Second-generation HOTLink® technology  
converts it to 10-bit parallel characters and presents these  
characters to an Output Register. The received serial data can  
also be reclocked and retransmitted through the reclocker  
serial outputs. Figure 1 illustrates typical connections between  
independent video co-processors and corresponding  
• Compliant to SMPTE 292M and SMPTE 259M video  
CYV15G0404RB  
Reclocking  
Deserializer  
and  
standards  
CYV15G0403TB Serializer chips.  
• Supports reception of either 1.485 or 1.485/1.001 Gbps  
data rate with the same training clock  
The CYV15G0404RB satisfies the SMPTE-259M and  
SMPTE-292M compliance as per SMPTE EG34-1999 Patho-  
logical Test Requirements.  
• Supports half-rate and full-rate clocking  
• Internal phase-locked loops (PLLs) with no external  
As  
a
second-generation  
HOTLink  
device,  
the  
PLL components  
CYV15G0404RB extends the HOTLink family with enhanced  
levels of integration and faster data rates, while maintaining  
serial-link compatibility (data and BIST) with other HOTLink  
devices.  
• Selectable differential PECL-compatible serial inputs  
— Internal DC-restoration  
• Synchronous LVTTL parallel interface  
• JTAG boundary scan  
Each channel of the CYV15G0404RB Quad HOTLink II device  
accepts a serial bit-stream from one of two selectable PECL-  
compatible differential line receivers, and using a completely  
integrated Clock and Data Recovery PLL, recovers the timing  
information necessary for data reconstruction. The recovered  
bit-stream is reclocked and retransmitted through the  
reclocker serial outputs. Also, the recovered serial data is  
deserialized and presented to the destination host system.  
Each channel contains an independent BIST pattern checker.  
This BIST hardware allows at-speed testing of the high-speed  
serial data paths in each receive section of this device, each  
transmit section of a connected HOTLink II device, and across  
the interconnecting links.  
• Built-In Self-Test (BIST) for at-speed link testing  
• Link Quality Indicator  
—Analog signal detect  
—Digital signal detect  
• Low-power 3W @ 3.3V typical  
• Single 3.3V supply  
• Thermally enhanced BGA  
• 0.25µ BiCMOS technology  
Functional Description  
The CYV15G0404RB Independent Clock Quad HOTLink II™  
Deserializing Reclocker is a point-to-point or point-to-multi-  
point communications building block enabling transfer of data  
over a variety of high-speed serial links including SMPTE 292  
and SMPTE 259 video applications. It supports signaling rates  
in the range of 195 to 1500 Mbps per serial link. The four  
The CYV15G0404RB is ideal for SMPTE applications where  
different data rates and serial interface standards are  
necessary for each channel. Some applications include multi-  
format routers, switchers, format converters, SDI monitors,  
and camera control units.  
Reclocked  
Outputs  
10  
10  
10  
Independent  
Channel  
10  
10  
Independent  
Channel  
CYV15G0404RB  
Reclocking Deserializer  
CYV15G0403TB  
Serializer  
Serial Links  
10  
10  
10  
Reclocked  
Outputs  
Figure 1. HOTLink II™ System Connections  
3901 North First Street San Jose, CA 95134  
Cypress Semiconductor Corporation  
•
•
•
408-943-2600  
Document #: 38-02102 Rev. **  
Revised July 21, 2004  
1234567...26

中文翻译

下载PDF

与CYV15G0404RB-BGC相关器件

型号 品牌 获取价格 描述 数据表
CYV15G0404RB-BGXC CYPRESS

获取价格

 		Independent Clock Quad HOTLink II⑩ Deserializ
CYV270M0101EQ CYPRESS

获取价格

 		Adaptive Video Cable Equalizer (SOIC)
CYV270M0101EQ_0710 CYPRESS

获取价格

 		Adaptive Video Cable Equalizer
CYV270M0101EQ-SXC CYPRESS

获取价格

 		Adaptive Video Cable Equalizer (SOIC)
CYV270M0104EQ CYPRESS

获取价格

 		Adaptive Video Cable Equalizer
CYV270M0104EQ-LXC CYPRESS

获取价格

 		Adaptive Video Cable Equalizer
CYW134MOXC CYPRESS

获取价格

 		Direct Rambus⑩ Clock Generator
CYW134MOXCT CYPRESS

获取价格

 		Direct Rambus⑩ Clock Generator
CYW134SOXC CYPRESS

获取价格

 		Direct Rambus⑩ Clock Generator
CYW134SOXCT CYPRESS

获取价格

 		Direct Rambus⑩ Clock Generator

与CYV15G0404RB-BGC相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证