5秒后页面跳转
CYT4BB7CEBQ1AESGS PDF预览

CYT4BB7CEBQ1AESGS

更新时间: 2024-11-07 14:56:03
品牌 Logo 应用领域
英飞凌 - INFINEON /
页数 文件大小 规格书
212页 4413K
描述
TRAVEO? T2G CYT3BB/CYT4BB Series

CYT4BB7CEBQ1AESGS 数据手册

 浏览型号CYT4BB7CEBQ1AESGS的Datasheet PDF文件第2页浏览型号CYT4BB7CEBQ1AESGS的Datasheet PDF文件第3页浏览型号CYT4BB7CEBQ1AESGS的Datasheet PDF文件第4页浏览型号CYT4BB7CEBQ1AESGS的Datasheet PDF文件第5页浏览型号CYT4BB7CEBQ1AESGS的Datasheet PDF文件第6页浏览型号CYT4BB7CEBQ1AESGS的Datasheet PDF文件第7页 
CYT3BB/4BB  
TRAVEO™ T2G 32-bit Automotive MCU  
Based on Arm® Cortex®-M7 single/dual  
General description  
CYT3BB/4BB is a family of TRAVEO™ T2G microcontrollers targeted at automotive systems such as high-end  
body-control units. CYT3BB/4BB has one or two Arm® Cortex®-M7 CPUs for primary processing, and an  
Arm® Cortex®-M0+ CPU for peripheral and security processing. These devices contain embedded peripherals  
supporting Controller Area Network with Flexible Data rate (CAN FD), Local Interconnect Network (LIN), and  
Ethernet. TRAVEO™ T2G devices are manufactured on an advanced 40-nm process. CYT3BB/4BB incorporates a  
low-power flash memory, multiple high-performance analog and digital peripherals, and enables the creation of  
a secure computing platform.  
Features  
CPU subsystem  
- One or two[1] 250-MHz 32-bit Arm® Cortex®-M7 CPUs, each with  
• Single-cycle multiply  
• Single/double-precision floating point unit (FPU)  
• 16-KB data cache, 16-KB instruction cache  
• Memory protection unit (MPU)  
• 16-KB instruction and 16-KB data tightly-coupled memories (TCM)  
- 100-MHz 32-bit Arm® Cortex® M0+ CPU with  
• Single-cycle multiply  
• MPU  
- Inter-processor communication in hardware  
- Three DMA controllers  
• Peripheral DMA controller #0 (P-DMA0) with 100 channels  
• Peripheral DMA controller #1 (P-DMA1) with 58 channels  
• Memory DMA controller (M-DMA0) with 8 channels  
Integrated memories  
- 4160 KB of code-flash with an additional 256 KB of work-flash  
• Read-While-Write (RWW) allows updating the code-flash/work-flash while executing from it  
• Single- and dual-bank modes (specifically for Firmware update Over The Air [FOTA])  
• Flash programming through SWD/JTAG interface  
- 768 KB of SRAM with selectable retention granularity  
Cryptography engine  
- Supports enhanced Secure Hardware Extension (eSHE) and Hardware Security Module (HSM)  
- Secure boot and authentication  
• Using digital signature verification  
• Using fast secure boot  
- AES: 128-bit blocks, 128-/192-/256-bit keys  
- 3DES: 64-bit blocks, 64-bit key  
- Vector unit supporting asymmetric key cryptography such as Rivest-Shamir-Adleman (RSA) and Elliptic Curve  
(ECC)  
- SHA-1/2/3: SHA-512, SHA-256, SHA-160 with variable length input data  
- CRC: supports CCITT CRC16 and IEEE-802.3 CRC32  
- True random number generator (TRNG) and pseudo random number generator (PRNG)  
- Galois/Counter Mode (GCM)  
Functional safety for ASIL-B  
Note  
1. Dual Cortex-M7 CPUs are supported in selected MPNs. For more information, refer to Ordering information.  
Datasheet  
www.infineon.com  
Please read the Important Notice and Warnings at the end of this document  
page1  
002-26591 Rev. *I  
2023-07-12  

与CYT4BB7CEBQ1AESGS相关器件

型号 品牌 获取价格 描述 数据表
CYT4BB8CEBQ1AEEGS INFINEON

获取价格

TRAVEO? T2G CYT3BB/CYT4BB Series
CYT4BB8CEBQ1AESGS INFINEON

获取价格

TRAVEO? T2G CYT3BB/CYT4BB Series
CYT4BF8CDDQ0AEEGS INFINEON

获取价格

TRAVEO™ T2G CYT4BF Series
CYT4BF8CDDQ0AESGS INFINEON

获取价格

TRAVEO™ T2G CYT4BF Series
CYT4BF8CEDQ0AEEGS INFINEON

获取价格

TRAVEO™ T2G CYT4BF Series
CYT4BF8CEDQ0AESGS INFINEON

获取价格

TRAVEO™ T2G CYT4BF Series
CYT4BFBCHDQ0BZEGS INFINEON

获取价格

TRAVEO™ T2G CYT4BF Series
CYT4BFBCHDQ0BZSGS INFINEON

获取价格

TRAVEO™ T2G CYT4BF Series
CYT4BFBCJDQ0BZEGS INFINEON

获取价格

TRAVEO™ T2G CYT4BF Series
CYT4BFBCJDQ0BZSGS INFINEON

获取价格

TRAVEO™ T2G CYT4BF Series