5秒后页面跳转
捷配首页

Datasheet > CY7C1480BV33-200AXC
CY7C1480BV33-200AXC PDF预览

CY7C1480BV33-200AXC

更新时间： 2024-09-18 09:44:51
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 静态存储器
页数 文件大小 规格书
36页 991K
描述
72-Mbit (2 M x 36/4 M x 18/1 M x 72) Pipelined Sync SRAM

阅读下载

中文翻译

获取价格

CY7C1480BV33-200AXC 技术参数

是否Rohs认证： 符合生命周期：Active
零件包装代码：QFP包装说明：LQFP, QFP100,.63X.87
针数：100Reach Compliance Code：compliant
ECCN代码：3A991.B.2.AHTS代码：8542.32.00.41
风险等级：2.08最长访问时间：3 ns
其他特性：PIPELINED ARCHITECTURE最大时钟频率 (fCLK)：200 MHz
I/O 类型：COMMONJESD-30 代码：R-PQFP-G100
JESD-609代码：e4长度：20 mm
内存密度：75497472 bit内存集成电路类型：CACHE SRAM
内存宽度：36湿度敏感等级：3
功能数量：1端子数量：100
字数：2097152 words字数代码：2000000
工作模式：SYNCHRONOUS最高工作温度：70 °C
最低工作温度：组织：2MX36
输出特性：3-STATE封装主体材料：PLASTIC/EPOXY
封装代码：LQFP封装等效代码：QFP100,.63X.87
封装形状：RECTANGULAR封装形式：FLATPACK, LOW PROFILE
并行/串行：PARALLEL峰值回流温度（摄氏度）：260
电源：2.5/3.3,3.3 V认证状态：Not Qualified
座面最大高度：1.6 mm最小待机电流：3.14 V
子类别：SRAMs最大压摆率：0.5 mA
最大供电电压 (Vsup)：3.6 V最小供电电压 (Vsup)：3.135 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：CMOS温度等级：COMMERCIAL
端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)端子形式：GULL WING
端子节距：0.65 mm端子位置：QUAD
处于峰值回流温度下的最长时间：40宽度：14 mm
Base Number Matches：1

CY7C1480BV33-200AXC 数据手册

 浏览型号CY7C1480BV33-200AXC的Datasheet PDF文件第2页浏览型号CY7C1480BV33-200AXC的Datasheet PDF文件第3页浏览型号CY7C1480BV33-200AXC的Datasheet PDF文件第4页浏览型号CY7C1480BV33-200AXC的Datasheet PDF文件第5页浏览型号CY7C1480BV33-200AXC的Datasheet PDF文件第6页浏览型号CY7C1480BV33-200AXC的Datasheet PDF文件第7页 
CY7C1480BV33, CY7C1482BV33, CY7C1486BV33  
72-Mbit (2 M × 36/4 M × 18/1 M × 72)  
Pipelined Sync SRAM  
72-Mbit (2  
M × 36/4 M × 18/1 M × 72) Pipelined Sync SRAM  
Features  
Functional Description  
■ Supports bus operation up to 250 MHz  
The CY7C1480BV33, CY7C1482BV33, and CY7C1486BV33  
SRAM integrates 2 M × 36/4 M × 18/1 M × 72 SRAM cells with  
■ Available speed grades are 250, 200, and 167 MHz  
■ Registered inputs and outputs for pipelined operation  
■ 3.3 V core power supply  
advanced synchronous peripheral circuitry and a 2-bit counter  
for internal burst operation. All synchronous inputs are gated by  
registers controlled by a positive-edge-triggered Clock Input  
(CLK). The synchronous inputs include all addresses, all data  
inputs, address-pipelining Chip Enable (CE1), depth-expansion  
Chip Enables (CE2 and CE3), Burst Control inputs (ADSC,  
ADSP, and ADV), Write Enables (BWX, and BWE), and Global  
Write (GW). Asynchronous inputs include the Output Enable  
(OE) and the ZZ pin.  
■ 2.5 V/3.3 V I/O operation  
■ Fast clock-to-output times  
❐ 3.0 ns (for 250 MHz device)  
■ Provide high performance 3-1-1-1 access rate  
Addresses and chip enables are registered at the rising edge of  
the clock when either address strobe processor (ADSP) or  
Address Strobe Controller (ADSC) are active. Subsequent burst  
addresses may be internally generated as controlled by the  
advance pin (ADV).  
■ User selectable burst counter supporting Intel® Pentium®  
interleaved or linear burst sequences  
■ Separate processor and controller address strobes  
■ Synchronous self timed writes  
Address, data inputs, and write controls are registered on-chip  
to initiate a self timed write cycle.This part supports byte write  
operations (see sections Pin Definitions on page 8 and Truth  
Table on page 11 for further details). Write cycles can be one to  
two or four bytes wide as controlled by the byte write control  
inputs. GW when active LOW causes all bytes to be written.  
■ Asynchronous output enable  
■ Single cycle chip deselect  
■ CY7C1480BV33, CY7C1482BV33 available in JEDEC-  
standard Pb-free 100-pin thin quad flat pack (TQFP), Pb-free  
and non Pb-free 165-ball fine-pitch ball grid array (FBGA)  
package. CY7C1486BV33 available in Pb-free and  
non-Pb-free 209-ball FBGA package  
The CY7C1480BV33, CY7C1482BV33, and CY7C1486BV33  
operates from a +3.3 V core power supply while all outputs may  
operate with either a +2.5 or +3.3 V supply. All inputs and outputs  
are JEDEC standard JESD8-5 compatible. For best practices  
recommendations, refer to the Cypress application note AN1064  
“SRAM System Guidelines”.  
■ IEEE 1149.1 JTAG-compatible boundary scan  
■ “ZZ” sleep mode option  
Selection Guide  
Description  
Maximum access time  
250 MHz  
3.0  
200 MHz  
3.0  
167 MHz  
3.4  
Unit  
ns  
Maximum operating current  
500  
500  
450  
mA  
mA  
Maximum CMOS standby current  
120  
120  
120  
Cypress Semiconductor Corporation  
Document Number: 001-15145 Rev. *F  
•
198 Champion Court  
•
San Jose, CA 95134-1709  
•
408-943-2600  
Revised June 30, 2011  
[+] Feedback  
1234567...36

中文翻译

下载PDF

CY7C1480BV33-200AXC 替代型号

型号 品牌 替代类型 描述 数据表
CY7C1480BV33-167AXC CYPRESS

类似代替

 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM

与CY7C1480BV33-200AXC相关器件

型号 品牌 获取价格 描述 数据表
CY7C1480BV33-200AXI CYPRESS

获取价格

 		72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM
CY7C1480BV33-200BZC CYPRESS

获取价格

 		72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM
CY7C1480BV33-200BZI CYPRESS

获取价格

 		72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM
CY7C1480BV33-200BZXC CYPRESS

获取价格

 		72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM
CY7C1480BV33-200BZXI CYPRESS

获取价格

 		72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM
CY7C1480BV33-250AXC CYPRESS

获取价格

 		72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM
CY7C1480BV33-250AXI CYPRESS

获取价格

 		72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM
CY7C1480BV33-250BZC CYPRESS

获取价格

 		72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM
CY7C1480BV33-250BZI CYPRESS

获取价格

 		72-Mbit (2 M x 36/4 M x 18/1 M x 72) Pipelined Sync SRAM
CY7C1480BV33-250BZI INFINEON

获取价格

 		Synchronous SRAM

与CY7C1480BV33-200AXC相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证