Datasheet > CY7C1298A-100NC

CY7C1298A-100NC

更新时间： 2024-10-01 05:09:31

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		脉冲
页数	文件大小	规格书
12页	161K
描述
64K x 18 Synchronous Burst RAM Pipelined Output

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

CY7C1298A-100NC 技术参数

是否无铅：	含铅	是否Rohs认证：	不符合
生命周期：	Obsolete	零件包装代码：	QFP
包装说明：	PLASTIC, LQFP-100	针数：	100
Reach Compliance Code：	compliant	ECCN代码：	3A991.B.2.A
HTS代码：	8542.32.00.41	风险等级：	5.88
最长访问时间：	5 ns	其他特性：	PIPELINED ARCHITECTURE
I/O 类型：	COMMON	JESD-30 代码：	R-PQFP-G100
JESD-609代码：	e0	长度：	20 mm
内存密度：	1179648 bit	内存集成电路类型：	STANDARD SRAM
内存宽度：	18	湿度敏感等级：	3
功能数量：	1	端子数量：	100
字数：	65536 words	字数代码：	64000
工作模式：	SYNCHRONOUS	最高工作温度：	70 °C
最低工作温度：		组织：	64KX18
输出特性：	3-STATE	封装主体材料：	PLASTIC/EPOXY
封装代码：	QFP	封装等效代码：	QFP100,.7X.9
封装形状：	RECTANGULAR	封装形式：	FLATPACK
并行/串行：	PARALLEL	峰值回流温度（摄氏度）：	225
电源：	3.3 V	认证状态：	Not Qualified
座面最大高度：	3.4 mm	最大待机电流：	0.002 A
最小待机电流：	3.14 V	子类别：	SRAMs
最大压摆率：	0.36 mA	最大供电电压 (Vsup)：	3.6 V
最小供电电压 (Vsup)：	3.1 V	标称供电电压 (Vsup)：	3.3 V
表面贴装：	YES	技术：	CMOS
温度等级：	COMMERCIAL	端子面层：	TIN LEAD (800)
端子形式：	GULL WING	端子节距：	0.65 mm
端子位置：	QUAD	处于峰值回流温度下的最长时间：	30
宽度：	14 mm	Base Number Matches：	1

CY7C1298A-100NC 数据手册

298A

CY7C1298A/

GVT7164C18

64K x 18 Synchronous Burst RAM

Pipelined Output

The CY7C1298A/GVT7164C18 SRAM integrates 65536x18

SRAM cells with advanced synchronous peripheral circuitry

and a 2-bit counter for internal burst operation. All synchro-

nous inputs are gated by registers controlled by a posi-

tive-edge-triggered Clock input (CLK). The synchronous in-

puts include all addresses, all data inputs, address-pipelining

Chip Enable (CE), depth-expansion Chip Enables (CE2 and

CE2), burst control inputs (ADSC, ADSP, and ADV), Write En-

ables (WEL, WEH, and BWE), and Global Write (GW).

Features

• Fast access times: 5, 6, 7, and 8 ns

• Fast clock speed: 100, 83, 66, and 50 MHz

• Provide high-performance 3-1-1-1 access rate

• Fast OE access times: 5 and 6 ns

• Optimal for performance (two cycle chip deselect,

depth expansion without wait state)

• Single +3.3V –5 to +10% power supply

• 5V tolerant inputs except I/Os

• Clamp diodes to V_SSQat all inputs and outputs

• Common data inputs and data outputs

• Byte Write Enable and Global Write control

Asynchronous inputs include the Output Enable (OE) and

Burst Mode Control (MODE). The data outputs (Q), enabled

by OE, are also asynchronous.

Addresses and chip enables are registered with either Ad-

dress Status Processor (ADSP) or Address Status Controller

(ADSC) input pins. Subsequent burst addresses can be inter-

nally generated as controlled by the burst advance pin (ADV).

• Three chip enables for depth expansion and address

pipeline

• Address, control, input, and output pipeline registers

• Internally self-timed Write Cycle

• Write pass-through capability

• Burst control pins (interleaved or linear burst se-

quence)

• Automatic power-down for portable applications

• High-density, high-speed packages

Address, data inputs, and write controls are registered on-chip

to initiate self-timed Write cycle. Write cycles can be one to

four bytes wide as controlled by the write control inputs. Indi-

vidual byte write allows individual byte to be written. WEL con-

trols DQ1–DQ8 and DQP1. WEH controls DQ9–DQ16 and

DQP2. WEL and WEH can be active only with BWE being

LOW. GW being LOW causes all bytes to be written. This de-

vice also incorporates Write pass-through capability and pipe-

lined enable circuit for better system performance.

• Low capacitive bus loading

• High 30-pF output drive capability at rated access time

The CY7C1298A/GVT7164C18 operates from a +3.3V power

supply. All inputs and outputs are TTL-compatible. The device

is ideally suited for 486, Pentium®, 680x0, and PowerPC™

systems and for systems that are benefited from a wide syn-

chronous data bus.

Functional Description

The Cypress Synchronous Burst SRAM family employs

high-speed, low-power CMOS designs using advanced dou-

ble-layer polysilicon, double-layer metal technology. Each

memory cell consists of four transistors and two high valued

resistors.

Selection Guide

7C1298A-100

7164C18-5

7C1298A-83

7164C18-6

7C1298A-66

7164C18-7

7C1298A-50

7164C18-8

Maximum Access Time (ns)

360

315

270

225

Maximum Operating Current (mA)

Maximum CMOS Standby Current (mA)

Pentium is a registered trademark of Intel Corporation.

PowerPC is a trademark of International Business Machines, Inc.

Cypress Semiconductor Corporation

Document #: 38-05194 Rev. *A

•

3901 North First Street

•

San Jose

•

CA 95134

•

408-943-2600

Revised January 19, 2003

12 3 4 5 6 7...12

中文翻译

下载PDF

与CY7C1298A-100NC相关器件

型号	品牌	获取价格	描述	数据表
CY7C1298A-50NC	CYPRESS	获取价格	64K x 18 Synchronous Burst RAM Pipelined Output
CY7C1298A-66NC	CYPRESS	获取价格	64K x 18 Synchronous Burst RAM Pipelined Output
CY7C1298A-83NC	CYPRESS	获取价格	64K x 18 Synchronous Burst RAM Pipelined Output
CY7C1298F	CYPRESS	获取价格	1-Mbit (64K x 18) Pipelined DCD Sync SRAM
CY7C1298F-133AC	CYPRESS	获取价格	1-Mbit (64K x 18) Pipelined DCD Sync SRAM
CY7C1298F-133ACT	CYPRESS	获取价格	Standard SRAM, 64KX18, 4ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
CY7C1298F-133AXC	CYPRESS	获取价格	Standard SRAM, 64KX18, 4ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
CY7C1298H	CYPRESS	获取价格	1-Mbit (64K x 18) Pipelined DCD Sync SRAM
CY7C1298H-100AXC	CYPRESS	获取价格	1-Mbit (64K x 18) Pipelined DCD Sync SRAM
CY7C1298H-100AXI	CYPRESS	获取价格	1-Mbit (64K x 18) Pipelined DCD Sync SRAM

与CY7C1298A-100NC相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

36
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

30
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

28
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

39

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1298A-100NC

CY7C1298A-100NC 技术参数

CY7C1298A-100NC 数据手册

与CY7C1298A-100NC相关器件

与CY7C1298A-100NC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1298A-100NC

CY7C1298A-100NC 技术参数

CY7C1298A-100NC 数据手册

与CY7C1298A-100NC相关器件

与CY7C1298A-100NC相关文章

您还可以找

您在本页遇到什么问题？