Datasheet > CY7C1212F

CY7C1212F

更新时间： 2024-09-17 04:35:07

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		静态存储器
页数	文件大小	规格书
15页	318K
描述
1-Mbit (64K x 18) Pipelined Sync SRAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C1212F 数据手册

CY7C1212F

1-Mbit (64K x 18) Pipelined Sync SRAM

Features

Functional Description^[1]

• Registered inputs and outputs for pipelined operation

• 64K × 18 common I/O architecture

• 3.3V core power supply

• 3.3V I/O operation

• Fast clock-to-output times

The CY7C1212F SRAM integrates 65,536 x 18 SRAM cells

with advanced synchronous peripheral circuitry and a two-bit

counter for internal burst operation. All synchronous inputs are

gated by registers controlled by a positive-edge-triggered

Clock Input (CLK). The synchronous inputs include all

addresses, all data inputs, address-pipelining Chip Enable

(

), depth-expansion Chip Enables (CE and

), Burst

CE₃

CE₁

— 3.5 ns (for 166-MHz device)

— 4.0 ns (for 133-MHz device)

Control inputs (

and

ADSC ADSP

), Write Enables

ADV

(

, and

), and Global Write (

BWE

). Asynchronous

BW_[A:B]

inputs include the Output Enable ( ) and the ZZ pin.

• Provide high-performance 3-1-1-1 access rate

Addresses and chip enables are registered at rising edge of

• User-selectable burst counter supporting Intel^

clock when either Address Strobe Processor (

) or

ADSP

Pentium^®interleaved or linear burst sequences

Address Strobe Controller (

) are active. Subsequent

ADSC

burst addresses can be internally generated as controlled by

the Advance pin ( ).

• Separate processor and controller address strobes

• Synchronous self-timed writes

• Asynchronous output enable

• Offered in JEDEC-standard 100-pin TQFP package

• “ZZ” Sleep Mode Option

ADV

Address, data inputs, and write controls are registered on-chip

to initiate a self-timed Write cycle.This part supports Byte Write

operations (see Pin Descriptions and Truth Table for further

details). Write cycles can be one to two bytes wide as

controlled by the Byte Write control inputs.

when active

causes all bytes to be written.

LOW

The CY7C1212F operates from a +3.3V core power supply

while all outputs may operate with a +3.3V supply. All inputs

and outputs are JEDEC-standard JESD8-5-compatible.

Logic Block Diagram

ADDRESS

A0, A1, A

A[1:0]

MODE

ADV

CLK

BURST

COUNTER

AND

LOGIC

CLR

ADSC

ADSP

DQB,DQP

WRITE REGISTER

WRITE DRIVER

OUTPUT

BUFFERS

DQs

DQP

OUTPUT

REGISTERS

SENSE

AMPS

MEMORY

ARRAY

DQA,DQP

WRITE REGISTER

WRITE DRIVER

BWE

INPUT

REGISTERS

ENABLE

CE1

CE2

PIPELINED

ENABLE

CE3

Note:

1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.

Cypress Semiconductor Corporation

•

3901 North First Street

•

San Jose, CA 95134

•

408-943-2600

Document #: 38-05423 Rev. *A

Revised April 7, 2004

12 3 4 5 6 7...15

中文翻译

下载PDF

与CY7C1212F相关器件

型号	品牌	获取价格	描述	数据表
CY7C1212F-133AC	CYPRESS	获取价格	1-Mbit (64K x 18) Pipelined Sync SRAM
CY7C1212F-133ACT	CYPRESS	获取价格	Cache SRAM, 64KX18, 4ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
CY7C1212F-133AXC	CYPRESS	获取价格	Cache SRAM, 64KX18, 4ns, CMOS, PQFP100, 14 X 20 MM, 1.4 MM HEIGHT, PLASTIC, TQFP-100
CY7C1212H	CYPRESS	获取价格	1-Mbit (64K x 18) Pipelined Sync SRAM
CY7C1212H-100AXC	CYPRESS	获取价格	1-Mbit (64K x 18) Pipelined Sync SRAM
CY7C1212H-100AXI	CYPRESS	获取价格	1-Mbit (64K x 18) Pipelined Sync SRAM
CY7C1212H-133AXC	CYPRESS	获取价格	1-Mbit (64K x 18) Pipelined Sync SRAM
CY7C1212H-133AXI	CYPRESS	获取价格	1-Mbit (64K x 18) Pipelined Sync SRAM
CY7C1214F	CYPRESS	获取价格	1-Mb (32K x 32) Flow-Through Sync SRAM
CY7C1214F-100AC	CYPRESS	获取价格	1-Mb (32K x 32) Flow-Through Sync SRAM

与CY7C1212F相关文章

摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

18
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

16
SL74HC10N：高性能三输入与非门解析
2024-09-03

93
AIC1781A 电池充电控制器深度解析
2024-09-03

83

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1212F

CY7C1212F 数据手册

与CY7C1212F相关器件

与CY7C1212F相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1212F

CY7C1212F 数据手册

与CY7C1212F相关器件

与CY7C1212F相关文章

您还可以找

您在本页遇到什么问题？