5秒后页面跳转
CY7C109B-25VCT PDF预览

CY7C109B-25VCT

更新时间: 2024-11-24 19:44:39
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 静态存储器光电二极管内存集成电路
页数 文件大小 规格书
11页 546K
描述
Standard SRAM, 128KX8, 25ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32

CY7C109B-25VCT 技术参数

生命周期:Obsolete零件包装代码:SOJ
包装说明:SOJ,针数:32
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.32.00.41风险等级:5.23
最长访问时间:25 nsJESD-30 代码:R-PDSO-J32
长度:20.955 mm内存密度:1048576 bit
内存集成电路类型:STANDARD SRAM内存宽度:8
功能数量:1端子数量:32
字数:131072 words字数代码:128000
工作模式:ASYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:128KX8
封装主体材料:PLASTIC/EPOXY封装代码:SOJ
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
并行/串行:PARALLEL认证状态:Not Qualified
座面最大高度:3.7592 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子形式:J BEND
端子节距:1.27 mm端子位置:DUAL
宽度:10.16 mmBase Number Matches:1

CY7C109B-25VCT 数据手册

 浏览型号CY7C109B-25VCT的Datasheet PDF文件第2页浏览型号CY7C109B-25VCT的Datasheet PDF文件第3页浏览型号CY7C109B-25VCT的Datasheet PDF文件第4页浏览型号CY7C109B-25VCT的Datasheet PDF文件第5页浏览型号CY7C109B-25VCT的Datasheet PDF文件第6页浏览型号CY7C109B-25VCT的Datasheet PDF文件第7页 
CY7C109B  
CY7C1009B  
128K x 8 Static RAM  
(CE1), an active HIGH Chip Enable (CE2), an active LOW  
Output Enable (OE), and three-state drivers. Writing to the  
device is accomplished by taking Chip Enable One (CE1) and  
Write Enable (WE) inputs LOW and Chip Enable Two (CE2)  
input HIGH. Data on the eight I/O pins (I/O0 through I/O7) is  
then written into the location specified on the address pins (A0  
through A16).  
Features  
• High speed  
— tAA = 12 ns  
• Low active power  
— 495 mW (max. 12 ns)  
Reading from the device is accomplished by taking Chip  
Enable One (CE1) and Output Enable (OE) LOW while forcing  
Write Enable (WE) and Chip Enable Two (CE2) HIGH. Under  
these conditions, the contents of the memory location  
specified by the address pins will appear on the I/O pins.  
• Low CMOS standby power  
— 55 mW (max.) 4 mW  
• 2.0V Data Retention  
• Automatic power-down when deselected  
• TTL-compatible inputs and outputs  
• Easy memory expansion with CE1, CE2, and OE options  
The eight input/output pins (I/O0 through I/O7) are placed in a  
high-impedance state when the device is deselected (CE1  
HIGH or CE2 LOW), the outputs are disabled (OE HIGH), or  
during a write operation (CE1 LOW, CE2 HIGH, and WE LOW).  
Functional Description[1]  
The CY7C109B is available in standard 400-mil-wide SOJ and  
32-pin TSOP type I packages. The CY7C1009B is available in  
The CY7C109B/CY7C1009B is a high-performance CMOS  
static RAM organized as 131,072 words by 8 bits. Easy  
memory expansion is provided by an active LOW Chip Enable  
a
300-mil-wide SOJ package. The CY7C1009B and  
CY7C109B are functionally equivalent in all other respects.  
Logic Block Diagram  
Pin Configurations  
SOJ  
Top View  
V
NC  
32  
31  
30  
1
CC  
A
16  
A
15  
CE  
2
3
4
A
14  
2
A
12  
29  
28  
WE  
5
A
7
A
6
A
5
A
A
A
13  
8
27  
26  
6
7
9
25  
24  
23  
22  
21  
A
A
8
9
10  
11  
12  
13  
A
4
3
11  
OE  
I/O  
A
A
A
10  
2
1
0
CE  
I/O  
I/O  
INPUT BUFFER  
1
7
6
A
I/O  
0
0
I/O  
I/O  
20  
19  
1
A
0
A
1
I/O  
I/O  
GND  
I/O  
1
5
14  
15  
16  
I/O  
I/O  
2
18  
17  
4
3
2
A
2
A
4
3
A
A
A
A
A
WE  
CE  
A
1
2
32  
31  
OE  
11  
I/O  
I/O  
I/O  
I/O  
3
4
5
512 x 256 x 8  
ARRAY  
A
A
9
8
10  
5
6
3
4
5
6
7
8
30  
29  
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
CE  
I/O  
A
13  
7
A
7
8
I/O  
I/O  
6
5
A
2
15  
I/O  
I/O  
TSOP I  
4
3
V
Top View  
CC  
NC  
A
A
A
A
A
6
A
A
9
GND  
(not to scale)  
I/O  
10  
11  
12  
13  
14  
15  
16  
16  
2
6
7
POWER  
DOWN  
I/O  
1
COLUMN  
DECODER  
14  
12  
CE  
2
WE  
1
I/O  
0
CE  
A
0
7
I/O  
A
1
A
2
5
4
A
3
OE  
Selection Guide  
7C109B-12  
7C1009B-12  
7C109B-15  
7C1009B-15  
7C109B-20  
7C1009B-20  
7C109B-25  
7C1009B-25  
7C109B-35  
7C1009B-35  
Unit  
Maximum Access Time  
Maximum Operating Current  
Maximum CMOS Standby Current  
Maximum CMOS Standby Current  
Low Power Version  
12  
90  
10  
2
15  
80  
10  
2
20  
75  
10  
2
25  
70  
10  
-
35  
60  
10  
-
ns  
mA  
mA  
mA  
Note:  
1. For guidelines on SRAM system design, please refer to the ‘System Design Guidelines’ Cypress application note, available on the internet at www.cypress.com.  
Cypress Semiconductor Corporation  
Document #: 38-05038 Rev. *B  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised October 11, 2005  

CY7C109B-25VCT 替代型号

型号 品牌 替代类型 描述 数据表
AS5C1008DJ-25/IT MICROSS

功能相似

Cache SRAM, 128KX8, 25ns, CMOS, PDSO32, PLASTIC, SOJ-32
CY7C109B-25VC CYPRESS

功能相似

128K x 8 Static RAM

与CY7C109B-25VCT相关器件

型号 品牌 获取价格 描述 数据表
CY7C109B-25VI CYPRESS

获取价格

128K x 8 Static RAM
CY7C109B-25ZC CYPRESS

获取价格

128K x 8 Static RAM
CY7C109B-25ZI CYPRESS

获取价格

128K x 8 Static RAM
CY7C109B-35VC CYPRESS

获取价格

128K x 8 Static RAM
CY7C109B-35VI CYPRESS

获取价格

128K x 8 Static RAM
CY7C109BL-15VC CYPRESS

获取价格

128K x 8 Static RAM
CY7C109BL-15VCT CYPRESS

获取价格

Standard SRAM, 128KX8, 15ns, CMOS, PDSO32, 0.400 INCH, SOJ-32
CY7C109BL-15VI CYPRESS

获取价格

128K x 8 Static RAM
CY7C109BL-15VIT CYPRESS

获取价格

Standard SRAM, 128KX8, 15ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32
CY7C109BL-15ZC CYPRESS

获取价格

128K x 8 Static RAM