5秒后页面跳转
CY7C1051H PDF预览

CY7C1051H

更新时间: 2024-11-06 01:14:55
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
16页 436K
描述
8-Mbit (512K × 16) Static RAM

CY7C1051H 数据手册

 浏览型号CY7C1051H的Datasheet PDF文件第2页浏览型号CY7C1051H的Datasheet PDF文件第3页浏览型号CY7C1051H的Datasheet PDF文件第4页浏览型号CY7C1051H的Datasheet PDF文件第5页浏览型号CY7C1051H的Datasheet PDF文件第6页浏览型号CY7C1051H的Datasheet PDF文件第7页 
CY7C1051H Automotive  
8-Mbit (512K × 16) Static RAM  
8-Mbit (512K  
× 16) Static RAM  
Features  
Functional Description  
AEC-Q100 qualified  
The CY7C1051H[1] is a high-performance CMOS fast static RAM  
automotive part with embedded ECC.  
Temperature ranges  
To write to the device, take Chip Enable (CE) and Write Enable  
(WE) inputs LOW. If Byte LOW Enable (BLE) is LOW, then data  
from I/O pins (I/O0–I/O7), is written into the location specified on  
the address pins (A0–A18). If Byte HIGH Enable (BHE) is LOW,  
then data from I/O pins (I/O8–I/O15) is written into the location  
specified on the address pins (A0–A18).  
Automotive-E: –40 °C to +125 °C  
High speed  
tAA = 10 ns  
Low active and standby currents  
ICC = 90 mA typical  
ISB2 = 20 mA typical  
To read from the device, take Chip Enable (CE) and Output  
Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If  
Byte LOW Enable (BLE) is LOW, then data from the memory  
location specified by the address pins appears on I/O0–I/O7. If  
Byte HIGH Enable (BHE) is LOW, then data from memory  
appears on I/O8 to I/O15. See the Truth Table on page 11 for a  
complete description of read and write modes.  
1.0 V data retention  
Automatic power-down when deselected  
Transistor-transistor logic (TTL)-compatible inputs and outputs  
Easy memory expansion with CE and OE features  
The input/output pins (I/O0–I/O15  
)
are placed in  
a
Available in Pb-free 48-ball very fine-pitch ball grid array  
(VFBGA) package  
high-impedance state when the device is deselected (CE HIGH),  
the outputs are disabled (OE HIGH), the BHE and BLE are  
disabled (BHE, BLE HIGH), or a write operation (CE LOW, and  
WE LOW) is in progress.  
The CY7C1051H is available in 48-ball VFBGA package.  
Logic Block Diagram – CY7C1051H  
ECC ENCODER  
INPUT BUFFER  
A0  
A1  
A2  
A3  
A4  
A5  
A6  
A7  
A8  
A9  
I/O0I/O7  
I/O8I/O15  
MEMORY  
ARRAY  
COLUMN DECODER  
BHE  
WE  
CE  
OE  
BLE  
Note  
1. This device does not support automatic write-back on error detection.  
Cypress Semiconductor Corporation  
Document Number: 001-87624 Rev. *G  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised January 3, 2018  

与CY7C1051H相关器件

型号 品牌 获取价格 描述 数据表
CY7C1051H30-10BV1XE CYPRESS

获取价格

8-Mbit (512K × 16) Static RAM
CY7C1051H30-10BV1XE INFINEON

获取价格

Asynchronous SRAM
CY7C1051H30-10BV1XET CYPRESS

获取价格

8-Mbit (512K × 16) Static RAM
CY7C1051H30-10BV1XET INFINEON

获取价格

Asynchronous SRAM
CY7C1051H30-10BVXIT INFINEON

获取价格

Asynchronous SRAM
CY7C1059DV33 CYPRESS

获取价格

8-Mbit (1M x 8) Static RAM
CY7C1059DV33_07 CYPRESS

获取价格

8-Mbit (1M x 8) Static RAM
CY7C1059DV33_09 CYPRESS

获取价格

8-Mbit (1M x 8) Static RAM
CY7C1059DV33-10BAXI CYPRESS

获取价格

8-Mbit (1M x 8) Static RAM
CY7C1059DV33-10ZSXI CYPRESS

获取价格

8-Mbit (1M x 8) Static RAM