5秒后页面跳转
CY7C1059DV33 PDF预览

CY7C1059DV33

更新时间: 2024-11-06 03:14:23
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
9页 469K
描述
8-Mbit (1M x 8) Static RAM

CY7C1059DV33 数据手册

 浏览型号CY7C1059DV33的Datasheet PDF文件第2页浏览型号CY7C1059DV33的Datasheet PDF文件第3页浏览型号CY7C1059DV33的Datasheet PDF文件第4页浏览型号CY7C1059DV33的Datasheet PDF文件第5页浏览型号CY7C1059DV33的Datasheet PDF文件第6页浏览型号CY7C1059DV33的Datasheet PDF文件第7页 
PRELIMINARY  
CY7C1059DV33  
8-Mbit (1M x 8) Static RAM  
Features  
Functional Description[1]  
• High speed  
The CY7C1059DV33 is a high-performance CMOS Static  
RAM organized as 1M words by 8 bits. Easy memory  
expansion is provided by an active LOW Chip Enable (CE), an  
active LOW Output Enable (OE), and tri-state drivers. Writing  
to the device is accomplished by taking Chip Enable (CE) and  
Write Enable (WE) inputs LOW. Data on the eight I/O pins (I/O0  
through I/O7) is then written into the location specified on the  
address pins (A0 through A19).  
— tAA = 10 ns  
• Low active power  
— ICC = 110 mA  
• Low CMOS standby power  
— ISB2 = 20 mA  
• 2.0V data retention  
Reading from the device is accomplished by taking Chip  
Enable (CE) and Output Enable (OE) LOW while forcing Write  
Enable (WE) HIGH. Under these conditions, the contents of  
the memory location specified by the address pins will appear  
on the I/O pins.  
• Automatic power-down when deselected  
• TTL-compatible inputs and outputs  
• Easy memory expansion with CE and OE features  
• Available in lead-free 36-ball FBGA and 44-pin TSOP II  
ZS44 packages  
The eight input/output pins (I/O0 through I/O7) are placed in a  
high-impedance state when the device is deselected (CE  
HIGH), the outputs are disabled (OE HIGH), or during a Write  
operation (CE LOW, and WE LOW).  
The CY7C1059DV33 is available in 36-ball FBGA and 44-pin  
TSOP II package with center power and ground (revolutionary)  
pinout.  
Logic Block Diagram  
I/O  
0
INPUT BUFFER  
A
A
A
A
A
A
A
A
A
A
0
1
2
I/O  
I/O  
1
2
3
4
5
6
I/O  
I/O  
I/O  
3
4
5
1M x 8  
ARRAY  
7
8
9
A
10  
I/O  
I/O  
6
7
POWER  
DOWN  
COLUMN  
DECODER  
CE  
WE  
OE  
Note:  
1. For guidelines on SRAM system design, please refer to the ‘System Design Guidelines’ Cypress application note, available on the internet at www.cypress.com.  
Cypress Semiconductor Corporation  
Document #: 001-00061 Rev. *B  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised July 21, 2006  
[+] Feedback  

与CY7C1059DV33相关器件

型号 品牌 获取价格 描述 数据表
CY7C1059DV33_07 CYPRESS

获取价格

8-Mbit (1M x 8) Static RAM
CY7C1059DV33_09 CYPRESS

获取价格

8-Mbit (1M x 8) Static RAM
CY7C1059DV33-10BAXI CYPRESS

获取价格

8-Mbit (1M x 8) Static RAM
CY7C1059DV33-10ZSXI CYPRESS

获取价格

8-Mbit (1M x 8) Static RAM
CY7C1059DV33-10ZSXI INFINEON

获取价格

Asynchronous SRAM
CY7C1059DV33-10ZSXIT CYPRESS

获取价格

Standard SRAM, 1MX8, 10ns, CMOS, PDSO44, LEAD FREE, TSOP2-44
CY7C1059DV33-10ZSXIT INFINEON

获取价格

Asynchronous SRAM
CY7C1059DV33-12ZSXI CYPRESS

获取价格

8-Mbit (1M x 8) Static RAM
CY7C1059DV33-12ZSXQ CYPRESS

获取价格

8-Mbit (1M x 8) Static RAM
CY7C1059H30-10ZSXI INFINEON

获取价格

Asynchronous SRAM