5秒后页面跳转
CY7C1011G30-10ZSXA PDF预览

CY7C1011G30-10ZSXA

更新时间: 2024-11-08 01:09:15
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 静态存储器光电二极管内存集成电路
页数 文件大小 规格书
17页 578K
描述
2-Mbit (128K words × 16 bit) Static RAM with Error-Correcting Code (ECC)

CY7C1011G30-10ZSXA 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:TSOP2,Reach Compliance Code:compliant
ECCN代码:3A991.B.2.AHTS代码:8542.32.00.41
风险等级:5.41最长访问时间:10 ns
JESD-30 代码:R-PDSO-G44长度:18.415 mm
内存密度:4194304 bit内存集成电路类型:STANDARD SRAM
内存宽度:16功能数量:1
端子数量:44字数:262144 words
字数代码:256000工作模式:ASYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:256KX16封装主体材料:PLASTIC/EPOXY
封装代码:TSOP2封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE并行/串行:PARALLEL
峰值回流温度(摄氏度):NOT SPECIFIED座面最大高度:1.194 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2.2 V
标称供电电压 (Vsup):3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:0.8 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:10.16 mmBase Number Matches:1

CY7C1011G30-10ZSXA 数据手册

 浏览型号CY7C1011G30-10ZSXA的Datasheet PDF文件第2页浏览型号CY7C1011G30-10ZSXA的Datasheet PDF文件第3页浏览型号CY7C1011G30-10ZSXA的Datasheet PDF文件第4页浏览型号CY7C1011G30-10ZSXA的Datasheet PDF文件第5页浏览型号CY7C1011G30-10ZSXA的Datasheet PDF文件第6页浏览型号CY7C1011G30-10ZSXA的Datasheet PDF文件第7页 
CY7C1011G Automotive  
2-Mbit (128K words × 16 bit) Static RAM  
with Error-Correcting Code (ECC)  
2-Mbit (128K words  
× 16 bit) Static RAM with Error-Correcting Code (ECC)  
Features  
Functional Description  
CY7C1011G is a high-performance CMOS fast static RAM  
automotive part with embedded ECC. This device has a single  
Chip Enable (CE) input, and is accessed by asserting it LOW.  
High speed  
tAA = 10 ns  
Temperature range  
Automotive-A: –40 °C to 85 °C  
Automotive-E: –40 °C to 125 °C  
To perform data writes, assert the Write Enable (WE) input LOW,  
and provide the data on the device data pins (I/O0 through I/O15  
)
and address pins (A0 through A16) pins. The Byte High Enable  
(BHE) and Byte Low Enable (BLE) inputs control byte writes and  
write data on the corresponding I/O lines to the memory location  
specified. BHE controls I/O8 through I/O15 and BLE controls I/O0  
through I/O7.  
Embedded error-correcting code (ECC) for single-bit error  
correction[1]  
Low active and standby current  
Active current, ICC = 40-mA typical (Automotive-E)  
Standby current, ISB2 = 6-mA typical (Automotive-E)  
To perform data reads, assert the Output Enable (OE) input and  
provide the required address on the address lines. You can  
access read data on the I/O lines (I/O0 through I/O15). To perform  
byte access, assert the required byte enable signal (BHE or BLE)  
to read either the upper byte or the lower byte of data from the  
specified address location.  
Operating voltage range: 2.2 V to 3.6 V  
1.0-V data retention  
TTL compatible inputs and outputs  
Available in Pb-free 48-ball VFBGA and 44-pin TSOP II  
All I/Os (I/O0 through I/O15) are placed in a high-impedance state  
when the device is deselected (CE LOW), or when the control  
signals are deasserted (OE, BLE, BHE).  
packages  
Logic Block Diagram – CY7C1011G  
ECC ENCODER  
INPUT BUFFER  
A0  
A1  
A2  
A3  
A4  
A5  
A6  
A7  
A8  
A9  
I/O0I/O7  
I/O8I/O15  
MEMORY  
ARRAY  
COLUMN DECODER  
BHE  
WE  
CE  
OE  
BLE  
Note  
1. This device does not support automatic write-back on error detection.  
Cypress Semiconductor Corporation  
Document Number: 001-95423 Rev. *B  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised November 23, 2015  

与CY7C1011G30-10ZSXA相关器件

型号 品牌 获取价格 描述 数据表
CY7C1011G30-10ZSXAT INFINEON

获取价格

Asynchronous SRAM
CY7C1011G30-10ZSXE CYPRESS

获取价格

2-Mbit (128K words × 16 bit) Static RAM with
CY7C1011G30-12ZSXE INFINEON

获取价格

Asynchronous SRAM
CY7C1011G30-12ZSXET INFINEON

获取价格

Asynchronous SRAM
CY7C101-25DC ETC

获取价格

x4 SRAM
CY7C101-25DMB ETC

获取价格

x4 SRAM
CY7C101-25LC ETC

获取价格

x4 SRAM
CY7C101-25LMB ETC

获取价格

x4 SRAM
CY7C101-25PC ETC

获取价格

x4 SRAM
CY7C101-25VC ETC

获取价格

x4 SRAM