5秒后页面跳转
CY7C1006B-15VC PDF预览

CY7C1006B-15VC

更新时间: 2024-11-06 22:06:39
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 存储内存集成电路静态存储器光电二极管
页数 文件大小 规格书
10页 164K
描述
256K x 4 Static RAM

CY7C1006B-15VC 技术参数

是否无铅:含铅是否Rohs认证:不符合
生命周期:Obsolete零件包装代码:SOJ
包装说明:0.300 INCH, SOJ-28针数:28
Reach Compliance Code:compliantECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41Factory Lead Time:1 week
风险等级:5.29Is Samacsys:N
最长访问时间:15 nsI/O 类型:COMMON
JESD-30 代码:R-PDSO-J28JESD-609代码:e0
长度:17.907 mm内存密度:1048576 bit
内存集成电路类型:STANDARD SRAM内存宽度:4
湿度敏感等级:1功能数量:1
端子数量:28字数:262144 words
字数代码:256000工作模式:ASYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:256KX4输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:SOJ
封装等效代码:SOJ28,.34封装形状:RECTANGULAR
封装形式:SMALL OUTLINE并行/串行:PARALLEL
峰值回流温度(摄氏度):220电源:5 V
认证状态:Not Qualified座面最大高度:3.556 mm
最大待机电流:0.00025 A最小待机电流:2 V
子类别:SRAMs最大压摆率:0.155 mA
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:TIN LEAD端子形式:J BEND
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.5057 mm
Base Number Matches:1

CY7C1006B-15VC 数据手册

 浏览型号CY7C1006B-15VC的Datasheet PDF文件第2页浏览型号CY7C1006B-15VC的Datasheet PDF文件第3页浏览型号CY7C1006B-15VC的Datasheet PDF文件第4页浏览型号CY7C1006B-15VC的Datasheet PDF文件第5页浏览型号CY7C1006B-15VC的Datasheet PDF文件第6页浏览型号CY7C1006B-15VC的Datasheet PDF文件第7页 
1CY7C1006B  
CY7C106B  
CY7C1006B  
256K x 4 Static RAM  
Enable (CE), an active LOW Output Enable (OE), and  
three-state drivers. These devices have an automatic pow-  
er-down feature that reduces power consumption by more  
than 65% when the devices are deselected.  
Features  
High speed  
— tAA = 12 ns  
CMOS for optimum speed/power  
Low active power  
Writing to the devices is accomplished by taking Chip Enable  
(CE) and Write Enable (WE) inputs LOW. Data on the four I/O  
pins (I/O0 through I/O3) is then written into the location speci-  
fied on the address pins (A0 through A17).  
— 495 mW  
Low standby power  
— 275 mW  
Reading from the devices is accomplished by taking Chip En-  
able (CE) and Output Enable (OE) LOW while forcing Write  
Enable (WE) HIGH. Under these conditions, the contents of  
the memory location specified by the address pins will appear  
on the four I/O pins.  
2.0V data retention (optional)  
100 µW  
Automatic power-down when deselected  
TTL-compatible inputs and outputs  
The four input/output pins (I/O0 through I/O3) are placed in a  
high-impedance state when the devices are deselected (CE  
HIGH), the outputs are disabled (OE HIGH), or during a write  
operation (CE and WE LOW).  
Functional Description  
The CY7C106B and CY7C1006B are high-performance  
CMOS static RAMs organized as 262,144 words by 4 bits.  
Easy memory expansion is provided by an active LOW Chip  
The CY7C106B is available in a standard 400-mil-wide SOJ;  
the CY7C1006B is available in a standard 300-mil-wide SOJ.  
Logic Block Diagram  
Pin Configuration  
SOJ  
Top View  
28  
27  
26  
1
2
3
4
5
6
A
V
CC  
0
A
A
17  
A
16  
A
15  
1
A
2
3
A
25  
24  
A
A
14  
A
13  
A
12  
4
23  
22  
A
5
A
7
8
9
10  
11  
12  
13  
6
A
21  
20  
19  
18  
17  
A
7
11  
INPUTBUFFER  
A
NC  
I/O  
8
A
9
3
2
1
A
1
A
10  
I/O  
I/O  
I/O  
A
A
3
I/O  
I/O  
I/O  
I/O  
CE  
OE  
GND  
2
3
2
1
0
16  
15  
0
14  
WE  
A
4
A
5
512 x 512 x 4  
ARRAY  
C106B–2  
A
6
A
7
A
8
A
9
POWER  
DOWN  
COLUMN  
DECODER  
CE  
WE  
OE  
C106B–1  
Selection Guide  
7C106B-12  
7C1006B-12  
7C106B-15  
7C1006B-15  
7C106B-20  
7C1006B-20  
7C106B-25  
7C1006B-25  
7C106B-35  
Maximum Access Time (ns)  
12  
90  
15  
80  
20  
75  
25  
70  
35  
60  
Maximum Operating  
Current (mA)  
Maximum Standby  
Current (mA)  
50  
30  
30  
30  
25  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
Document #: 38-05037 Rev. **  
Revised August 24, 2001  

与CY7C1006B-15VC相关器件

型号 品牌 获取价格 描述 数据表
CY7C1006B-15VCT CYPRESS

获取价格

Standard SRAM, 256KX4, 15ns, CMOS, PDSO28, 0.300 INCH, SOJ-28
CY7C1006B-15VCT ROCHESTER

获取价格

256KX4 STANDARD SRAM, 15ns, PDSO28, 0.300 INCH, SOJ-28
CY7C1006B-15VI CYPRESS

获取价格

256K x 4 Static RAM
CY7C1006B-15VIT CYPRESS

获取价格

Standard SRAM, 256KX4, 15ns, CMOS, PDSO28, 0.300 INCH, SOJ-28
CY7C1006B-15VXCT CYPRESS

获取价格

Standard SRAM, 256KX4, 15ns, CMOS, PDSO28, 0.300 INCH, LEAD FREE, SOJ-28
CY7C1006B-20VC CYPRESS

获取价格

256K x 4 Static RAM
CY7C1006B-20VC ROCHESTER

获取价格

256KX4 STANDARD SRAM, 20ns, PDSO28, 0.300 INCH, SOJ-28
CY7C1006B-20VCT CYPRESS

获取价格

Standard SRAM, 256KX4, 20ns, CMOS, PDSO28, 0.300 INCH, SOJ-28
CY7C1006B-20VI CYPRESS

获取价格

256K x 4 Static RAM
CY7C1006B-25VC CYPRESS

获取价格

256K x 4 Static RAM