5秒后页面跳转
CY7C026A PDF预览

CY7C026A

更新时间: 2024-09-18 04:10:11
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
17页 362K
描述
16K x 16/18 Dual-Port Static RAM

CY7C026A 数据手册

 浏览型号CY7C026A的Datasheet PDF文件第2页浏览型号CY7C026A的Datasheet PDF文件第3页浏览型号CY7C026A的Datasheet PDF文件第4页浏览型号CY7C026A的Datasheet PDF文件第5页浏览型号CY7C026A的Datasheet PDF文件第6页浏览型号CY7C026A的Datasheet PDF文件第7页 
25/0251  
CY7C026A  
CY7C036A  
16K x 16/18 Dual-Port Static RAM  
• Automatic power-down  
Features  
• Expandable data bus to 32/36 bits or more using Mas-  
ter/Slave chip select when using more than one device  
• On-chip arbitration logic  
• Semaphores included to permit software handshaking  
between ports  
• INT flags for port-to-port communication  
• Separate upper-byte and lower-byte control  
• Pin select for Master or Slave  
True dual-ported memory cells which allow simulta-  
neous access of the same memory location  
• 16K x 16 organization (CY7C026A)  
• 16K x 18 organization (CY7C036A)  
• 0.35-micron CMOS for optimum speed/power  
[1]  
• High-speed access: 12 /15/20 ns  
• Low operating power  
Active: I = 180 mA (typical)  
• Commercial and Industrial temperature ranges  
• Available in 100-Pin TQFP  
CC  
— Standby: I  
= 0.05 mA (typical)  
SB3  
• Pin-compatible and functionally equivalent to IDT70261  
• Fully asynchronous operation  
Logic Block Diagram  
R/W  
R/W  
UB  
L
R
R
UB  
L
CE  
CE  
LB  
L
R
R
LB  
L
OE  
OE  
R
L
8/9  
8/9  
8/9  
8/9  
[2]  
[2]  
I/O  
–I/O  
I/O  
–I/O  
8/9L  
8/9L  
15/17L  
15/17R  
[3]  
I/O –I/O  
0L 7/8R  
[3]  
I/O  
Control  
I/O  
Control  
I/O –I/O  
0L  
7/8L  
14  
14  
Address  
Decode  
Address  
Decode  
True Dual-Ported  
A
A
–A  
A
A
–A  
0L  
0L  
13L  
13L  
0R  
13R  
13R  
RAM Array  
14  
14  
–A  
–A  
0R  
CE  
CE  
Interrupt  
Semaphore  
Arbitration  
L
R
R
OE  
OE  
R/W  
L
R/W  
L
R
R
SEM  
SEM  
L
[4]  
L
[4]  
BUSY  
INT  
UB  
BUSY  
INT  
UB  
R
R
R
R
L
L
LB  
M/S  
LB  
L
Notes:  
1. See page 6 for Load Conditions.  
2. I/O8–I/O15 for x16 devices; I/O9–I/O17 for x18 devices.  
3. I/O0–I/O7 for x16 devices; I/O0–I/O8 for x18 devices.  
4. BUSY is an output in master mode and an input in slave mode.  
For the most recent information, visit the Cypress web site at www.cypress.com  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
March 3, 2000  

与CY7C026A相关器件

型号 品牌 获取价格 描述 数据表
CY7C026A_05 CYPRESS

获取价格

16K x 16/18 Dual-Port Static RAM
CY7C026A_12 CYPRESS

获取价格

16K x 16 Dual-Port Static RAM
CY7C026A-12AC CYPRESS

获取价格

16K x 16/18 Dual-Port Static RAM
CY7C026A-15AC CYPRESS

获取价格

16K x 16/18 Dual-Port Static RAM
CY7C026A-15AI CYPRESS

获取价格

16K x 16/18 Dual-Port Static RAM
CY7C026A-15AXC CYPRESS

获取价格

16K x 16/18 Dual-Port Static RAM
CY7C026A-15AXI CYPRESS

获取价格

16K x 16 Dual-Port Static RAM
CY7C026A-20AC CYPRESS

获取价格

16K x 16/18 Dual-Port Static RAM
CY7C026A-20ACT CYPRESS

获取价格

Dual-Port SRAM, 16KX16, 20ns, CMOS, PQFP100, PLASTIC, MS-026, TQFP-100
CY7C026A-20AXC CYPRESS

获取价格

16K x 16/18 Dual-Port Static RAM