5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 时钟驱动器> CY2PP3115AXI
CY2PP3115AXI PDF预览

CY2PP3115AXI

更新时间： 2024-10-01 13:07:11
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
12页 247K
描述
Low Skew Clock Driver, 2PP Series, 15 True Output(s), 0 Inverted Output(s), PQFP52, 10 X 10 MM, 1.40 MM HEIGHT, LEAD FREE, PLASTIC, TQFP-52

阅读下载

中文翻译

获取价格

CY2PP3115AXI 技术参数

是否无铅：不含铅是否Rohs认证：符合
生命周期：Obsolete零件包装代码：QFP
包装说明：LQFP,针数：52
Reach Compliance Code：compliantHTS代码：8542.39.00.01
风险等级：5.54Is Samacsys：N
其他特性：ECL MODE: VCC = 0V WITH VEE = -2.375V TO -3.465V系列：2PP
输入调节：DIFFERENTIAL MUXJESD-30 代码：S-PQFP-G52
JESD-609代码：e3长度：10 mm
逻辑集成电路类型：LOW SKEW CLOCK DRIVER湿度敏感等级：3
功能数量：1反相输出次数：
端子数量：52实输出次数：15
最高工作温度：85 °C最低工作温度：-40 °C
封装主体材料：PLASTIC/EPOXY封装代码：LQFP
封装形状：SQUARE封装形式：FLATPACK, LOW PROFILE
峰值回流温度（摄氏度）：260传播延迟（tpd）：1.2 ns
认证状态：Not QualifiedSame Edge Skew-Max（tskwd）：0.06 ns
座面最大高度：1.6 mm最大供电电压 (Vsup)：3.465 V
最小供电电压 (Vsup)：2.375 V标称供电电压 (Vsup)：2.5 V
表面贴装：YES温度等级：INDUSTRIAL
端子面层：MATTE TIN端子形式：GULL WING
端子节距：0.65 mm端子位置：QUAD
处于峰值回流温度下的最长时间：20宽度：10 mm
Base Number Matches：1

CY2PP3115AXI 数据手册

 浏览型号CY2PP3115AXI的Datasheet PDF文件第2页浏览型号CY2PP3115AXI的Datasheet PDF文件第3页浏览型号CY2PP3115AXI的Datasheet PDF文件第4页浏览型号CY2PP3115AXI的Datasheet PDF文件第5页浏览型号CY2PP3115AXI的Datasheet PDF文件第6页浏览型号CY2PP3115AXI的Datasheet PDF文件第7页 
FastEdge™ Series  
CY2PP3115  
PRELIMINARY  
1:15 Differential Fanout Buffer  
Features  
Description  
The CY2PP3115 is a low-skew, low propagation delay 1-to-15  
differential fanout buffer targeted to meet the requirements of  
high-performance clock and data distribution applications. The  
device is implemented on SiGe technology and has a fully  
differential internal architecture that is optimized to achieve  
low-signal skews at operating frequencies of up to 1.5 GHz.  
• Fifteen ECL/PECL differential outputs grouped in four  
banks  
• Two ECL/PECLdifferential inputs  
• Hot-swappable/-insertable  
• 50-ps output-to-output skew  
• < 200-ps device-to-device skew  
• Less than 2-pS intrinsic jitter  
• < 500-ps propagation delay (typical)  
• Operation up to 1.5 GHz  
The device features two differential input paths which are  
multiplexed internally. This mux is controlled by the CLK_SEL  
pin. The CY2PP3115 may function not only as a differential  
clock buffer but also as a signal level translator and fanout on  
ECL/PECL single-ended signal to 15 ECL/PECL differential  
loads. An external bias pin, VBB, is provided for this purpose.  
In such an application, the VBB pin should be connected to  
either one of the CLKA# or CLKB# inputs and bypassed to VCC  
via a 0.01-µF capacitor.  
Since the CY2PP3115 introduces negligible jitter to the timing  
budget, it is the ideal choice for distributing high frequency,  
high precision clocks across back-planes and boards in  
communication systems. Furthermore, advanced circuit  
design schemes, such as internal temperature compensation,  
ensure that the CY2PP3115 delivers consistent, guaranteed  
performance over differing platforms.  
• PECL mode supply range: VCC = 2.375V to 3.465V with  
VEE = 0V  
• ECL mode supply range: VEE = –2.375V to –3.465V with  
VCC = 0V  
• Industrial temperature range: –40°C to 85°C  
• 52-pin 1.4mm TQFP package  
• Temperature compensation like 100K ECL  
Block Diagram  
Pin Configuration  
FSELA  
QAO  
QA1  
0
VEE  
VCC  
1
CLK0  
CLK0#  
QBO  
/1  
/2  
0
0
39  
38  
37  
36  
35  
34  
33  
32  
VCC  
QC0  
QC0#  
QC1  
QC1#  
QC2  
1
2
3
4
5
6
7
8
VCC  
MR  
FSELA  
FSELB  
CLK0  
CLK0#  
CLK_SEL  
CLK1  
QB1  
QB2  
VEE  
VCC  
1
1
CLK1  
CLK1#  
QC0  
QC1  
VEE  
QC2#  
QC3  
CY2PP3115  
CLK_SEL  
0
1
VEE  
31  
30  
29  
28  
27  
QC3#  
VCC  
NC  
NC  
VCC  
9
CLK1#  
VBB  
FSELC  
FSELD  
VEE  
QC2  
QC3  
10  
11  
12  
13  
FSELB  
FSELC  
QD0  
QD1  
VEE  
MR  
VEE  
0
QD2  
1
QD3  
QD4  
FSELD  
VEE  
QD5  
VBB  
Cypress Semiconductor Corporation  
•
3901 North First Street  
•
San Jose, CA 95134  
•
408-943-2600  
Document #: 38-07502 Rev.*A  
Revised November 18, 2003  
1234567...12

中文翻译

下载PDF

CY2PP3115AXI 替代型号

型号 品牌 替代类型 描述 数据表
SY100E222LTYTR MICREL

功能相似

 3.3V, 1.5GHz ÷1/÷2 DIFFERENTIAL LVECL/LVPEC
SY100E222LTY MICREL

功能相似

 3.3V, 1.5GHz ÷1/÷2 DIFFERENTIAL LVECL/LVPEC
MC100ES6222TB MOTOROLA

功能相似

 Low Skew Clock Driver, 100E Series, 15 True Output(s), 0 Inverted Output(s), ECL, PQFP52,

与CY2PP3115AXI相关器件

型号 品牌 获取价格 描述 数据表
CY2PP3115AXIT CYPRESS

获取价格

 		Low Skew Clock Driver, 2PP Series, 15 True Output(s), 0 Inverted Output(s), PQFP52, 10 X 1
CY2PP318 ETC

获取价格

 		Clocks and Buffers
CY2PP318JIT CYPRESS

获取价格

 		Low Skew Clock Driver, 2PP Series, 8 True Output(s), 0 Inverted Output(s), PQCC28, PLASTIC
CY2PP3210 CYPRESS

获取价格

 		Dual 1:5 Differential Clock / Data Fanout Buffer
CY2PP3210AI CYPRESS

获取价格

 		Dual 1:5 Differential Clock / Data Fanout Buffer
CY2PP3210AIT CYPRESS

获取价格

 		Dual 1:5 Differential Clock / Data Fanout Buffer
CY2PP3220 CYPRESS

获取价格

 		Dual 1:10 Differential Clock / Data Fanout Buffer
CY2PP3220AI CYPRESS

获取价格

 		Dual 1:10 Differential Clock / Data Fanout Buffer
CY2PP3220AIT CYPRESS

获取价格

 		Dual 1:10 Differential Clock / Data Fanout Buffer
CY2PP326 CYPRESS

获取价格

 		2 x 2 Clock and Data Switch Buffer

与CY2PP3115AXI相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证