CY22800
Universal Programmable Clock Generator
(UPCG)
Features
Benefits
• Spread Spectrum, VCXO, and Frequency Select
• Input frequency range:
• Make inventory of only one device, CY22800, to use in
various applications such as HDTV, STB, DVDR, etc.
• Multiple predefined configurations that can be programmed
into a single chip
— Crystal: 8–30 MHz
— CLKIN: 0.5–100 MHz
• Eliminates the need for expensive and difficult to use
higher-order crystal
• Output frequency:
— LVCMOS: 1–200 MHz
• Integrated phase-locked loop
• Low jitter, high accuracy outputs
• 3.3V operation
• High-performance PLL tailored for multiple applications
• Meets critical timing requirements in complex system
designs
• Enables application compatibility
• Allows up to three different frequency selects
• 8-pin SOIC package
Logic Block Diagram
Pin Configuration
CY22800
8-pin SOIC
CLKC
XIN/CLKIN
OSC
Q
Φ
XOUT
1
2
3
4
XIN/CLKIN
8
7
6
5
OUTPUT
DIVIDER
XOUT
VCXO
VCO
CLKB
CLKA
CLKC/FS2/VSS
CLKA/FS0
VDD
FS0/VCXO
VSS
P
FS2
FS1
FS0
CLKB/FS1
PLL
(with modulation control)
VSS
VDD
Pin Description
Name
Pin Number Description
XIN
1
2
3
4
5
6
7
8
Reference Input; Crystal or External Clock
3.3V Voltage Supply
Frequency Select 0/VCXO Analog Control Voltage[1]
VDD
FS0/VCXO
VSS
Ground
CLKB/FS1
CLKA/FS0
CLKC/FS2/VSS
XOUT
Clock Output B/Frequency Select 1[1]
Clock Output A/Frequency Select 0[1]
Clock Output C/Frequency Select 2/VSS[1]
Reference Output (No Connect when the reference is a clock)
Note
1. Pin definition changes for different configurations. Refer to the specific one-page data sheet for more details.
Cypress Semiconductor Corporation
Document #: 001-07704 Rev. **
•
198 Champion Court
•
San Jose, CA 95134-1709
•
408-943-2600
Revised July 14, 2006