5秒后页面跳转
CY24142ZC-01 PDF预览

CY24142ZC-01

更新时间: 2024-01-01 17:17:00
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 晶体时钟发生器微控制器和处理器外围集成电路光电二极管
页数 文件大小 规格书
7页 130K
描述
MediaClock Multimedia Clock Generator

CY24142ZC-01 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:4.40 MM, MO-153, TSSOP-16
针数:16Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.84JESD-30 代码:R-PDSO-G16
JESD-609代码:e0长度:5 mm
端子数量:16最高工作温度:85 °C
最低工作温度:最大输出时钟频率:54 MHz
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):NOT SPECIFIED
电源:3.45 V主时钟/晶体标称频率:18.432 MHz
认证状态:Not Qualified座面最大高度:1.1 mm
子类别:Clock Generators最大压摆率:25 mA
最大供电电压:3.6 V最小供电电压:3.15 V
标称供电电压:3.45 V表面贴装:YES
技术:CMOS温度等级:OTHER
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:4.4 mm
uPs/uCs/外围集成电路类型:CLOCK GENERATOR, VIDEOBase Number Matches:1

CY24142ZC-01 数据手册

 浏览型号CY24142ZC-01的Datasheet PDF文件第1页浏览型号CY24142ZC-01的Datasheet PDF文件第3页浏览型号CY24142ZC-01的Datasheet PDF文件第4页浏览型号CY24142ZC-01的Datasheet PDF文件第5页浏览型号CY24142ZC-01的Datasheet PDF文件第6页浏览型号CY24142ZC-01的Datasheet PDF文件第7页 
CY24142  
Pin Description  
Pin Name  
Pin Number  
Pin Description  
XIN  
VDD  
AVDD  
OE1  
1
2
3
4
Crystal Input.  
Voltage Supply.  
Analog Voltage Supply.  
Output Enable 1, 0 = CLK 2 and CLK3 off, 1 = CLK 2 and CLK3 on; weak internal  
pull-down.  
AVSS  
VSSL  
NC  
5
6
7
Analog Ground.  
VDDL Ground.  
No Connect; leave floating.  
CLK1  
CLK2  
OE2  
VDDL  
NC  
8
9
13.5-MHz Clock Output.  
54-MHz Clock Output; controlled by OE1.  
Output Enable 2, 0 = CLK4 off, 1 = CLK4 on; weak internal pull-down.  
Voltage Supply.  
No Connect; leave floating.  
Ground.  
18.432-MHz Buffered Reference Output, controlled by OE1.  
18.432-MHz Buffered Reference Output, controlled by OE2.  
Crystal Output.  
10  
11  
12  
13  
14  
15  
16  
VSS  
CLK3  
CLK4  
XOUT  
Layout Recommendations  
The XIN and XOUT traces and pads as well as the crystal  
should be placed away from any clock traces or noise sources.  
Noise coupling into the XIN and XOUT traces may cause  
start-up problems. A pad for a resistor to ground should be laid  
out on the XOUT trace to be stuffed if necessary, in case  
start-up issues occur.  
Document #: 38-07532 Rev. *B  
Page 2 of 7  

与CY24142ZC-01相关器件

型号 品牌 描述 获取价格 数据表
CY24142ZC-01T CYPRESS MediaClock Multimedia Clock Generator

获取价格

CY24142ZXC-01 CYPRESS MediaClock Multimedia Clock Generator

获取价格

CY24142ZXC-01T CYPRESS MediaClock Multimedia Clock Generator

获取价格

CY2414ZC CYPRESS Clock Generator, 155.52MHz, CMOS, PDSO16, TSSOP-16

获取价格

CY241V08 CYPRESS Universal Programmable Clock Generator (UPCG)

获取价格

CY241V08-11 ETC Clocks and Buffers

获取价格