5秒后页面跳转
CN8223 PDF预览

CN8223

更新时间: 2024-09-16 21:54:59
品牌 Logo 应用领域
科胜讯 - CONEXANT 异步传输模式ATM
页数 文件大小 规格书
161页 1722K
描述
ATM Transmitter/Receiver with UTOPIA Interface

CN8223 数据手册

 浏览型号CN8223的Datasheet PDF文件第2页浏览型号CN8223的Datasheet PDF文件第3页浏览型号CN8223的Datasheet PDF文件第4页浏览型号CN8223的Datasheet PDF文件第5页浏览型号CN8223的Datasheet PDF文件第6页浏览型号CN8223的Datasheet PDF文件第7页 
CN8223  
ATM Transmitter/Receiver with UTOPIA Interface  
The CN8223 ATM Transmitter/Receiver with UTOPIA Level 1 interface provides a  
single-access ATM service termination for User-to-Network (UNI) and  
Network-to-Network Interfacing (NNI) in conformance with ATM Forum UNI and NNI  
Specification 94/0317; Bellcore Specifications TR-TSV-000772, TR-TSV-000773,  
TR-NWT-000253, and T1S1/92-185; ITU Recommendations I.432, G.707, G.751,  
G.832, and Q.921; and ETSI prETS 300 213 and 300 214. Both Customer Premise  
Equipment (CPE) and switching system interface functions are provided. The CN8223  
provides DS1, E1, DS3, E3, E4, STS-1, and STS-3c (and STM-1) ATM cell alignment  
functions. The system interface is via a parallel FIFO port or UTOPIA interface. In  
addition, the CN8223 terminates the operations and maintenance flows F1, F2, and F3.  
The CN8223 provides four FIFO port interfaces and one UTOPIA interface. Each  
receiver port can be programmed with a particular Virtual Channel Identifier/Virtual  
Path Identifier (VCI/VPI) address for message routing. VCI/VPI pages can also be  
selected via masking registers.  
Distinguishing Features  
Integrates 7 line framers with ATM  
layer processing according to ATM  
Forum UNI and NNI Specifications  
UTOPIA Level 1 interface  
Internal framers for DS3, E3 (G.751,  
G.832), E4 (G.832), STS-1, STS-3c,  
STM-1  
PLCP and G.804 HEC cell alignment  
for all data rates from 1.544 Mbps to  
155 Mbps  
Direct interface to TAXITM or external  
T1/E1 framers  
ATM and SMDS cell modes  
4 FIFO ports with header screening,  
formatting, and transmit priority  
controls  
The microprocessor can set control registers for insertion of selected header fields  
by the transmitter on an individual port basis. The microprocessor can also control  
insertion of all overhead and can insert errors in selected fields for test equipment  
applications.  
Idle cells generated and screened  
Statistics counts latched on  
one-second intervals  
Error detection and insertion  
Option insertion or generation of all  
line and cell overhead  
Functional Block Diagram  
Serial or parallel line interface  
Available evaluation module  
reference design and software  
Microprocessor Microprocessor  
Address  
Data  
Line Overhead  
Supports Automatic Protection  
Switching (APS)  
7
8
16  
8
HDLC  
Data  
Link  
Data  
Bus  
Cell  
FIFO  
8
Microprocessor  
Interface  
52 Control Registers  
28 Status Registors  
4-Port  
FIFO  
Interface  
Applications  
WAN equipment  
ATM switches  
Test equipment  
ATM routers and hub  
Port  
Control  
8
UTOPIA  
or FIFO  
Interface  
8
Framers  
1
TX  
Rate  
Control  
DS3  
Cell  
Generation  
8
E3 (G.751)  
E3 (G.832)  
STS-1  
Cell  
Alignment  
ATM  
UNI  
E4 (G.832)  
HEC or  
PLCP  
8
8
Cell  
Validation  
STS-3c  
STM-1  
TAXI  
1
Header  
Filter  
8
ATM Layer  
Physical Framing  
Data Sheet  
100046C  
March 8, 2000  

与CN8223相关器件

型号 品牌 获取价格 描述 数据表
CN8223EPF CONEXANT

获取价格

ATM Transmitter/Receiver with UTOPIA Interface
CN8330 CONEXANT

获取价格

DS3/E3 Framer with 52 Mbps HDLC Controller
CN8330EPD CONEXANT

获取价格

DS3/E3 Framer with 52 Mbps HDLC Controller
CN8330EPFC CONEXANT

获取价格

DS3/E3 Framer with 52 Mbps HDLC Controller
CN8330EPFD CONEXANT

获取价格

DS3/E3 Framer with 52 Mbps HDLC Controller
CN8330EPJ CONEXANT

获取价格

DS3/E3 Framer with 52 Mbps HDLC Controller
CN8330EPJB CONEXANT

获取价格

DS3/E3 Framer with 52 Mbps HDLC Controller
CN8330EPJC CONEXANT

获取价格

DS3/E3 Framer with 52 Mbps HDLC Controller
CN8330EPJD CONEXANT

获取价格

DS3/E3 Framer with 52 Mbps HDLC Controller
CN8331 PULSE

获取价格

T3/DS3/E3/STS-1 TRANSFORMERS